会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Digital detection of blockers for wireless receiver
    • 无线接收机阻塞器的数字检测
    • US07151473B2
    • 2006-12-19
    • US11203717
    • 2005-08-15
    • Paul H. FontaineAhmed MohieldinPascal AudinotAbdellatif BellaouarMikael Guenais
    • Paul H. FontaineAhmed MohieldinPascal AudinotAbdellatif BellaouarMikael Guenais
    • H03M1/84
    • H03M3/36H03M3/486H03M3/49
    • A receiver 100 is provided. The receiver 100 comprises an in-phase analog-to-digital converter 112 operable to detect a saturation condition of the in-phase analog-to-digital converter 112 and to adjust the amplitude of a in-phase signal processed by the in-phase analog-to-digital converter 112 to remove the in-phase analog-to-digital converter 112 from the saturation condition and a in-phase digital filter 114 operable to adjust a gain applied to a digital input to the in-phase digital filter 114 from the in-phase analog-to-digital converter 112, the adjustment of the gain substantially inversely proportional to the adjustment of the amplitude of the in-phase signal processed by the in-phase analog-to-digital converter 112. In an embodiment, the receiver 100 also comprises a quadrature path that is substantially similar to the in-phase path, and the in-phase path and the quadrature path comprise a direct conversion receiver. In an embodiment, the in-phase analog-to-digital converter 112 and the in-phase digital filter 114 comprise an intermediate frequency receiver.
    • 提供接收器100。 接收器100包括同相模拟数字转换器112,其可操作以检测同相模数转换器112的饱和状态,并调整由同相模数转换器112处理的同相信号的振幅 模数转换器112以从饱和状态除去同相模数转换器112;以及同相数字滤波器114,其可操作以调整施加到同相数字滤波器114的数字输入的增益 来自同相模数转换器112的增益基本上与由同相模数转换器112处理的同相信号的振幅的调整成反比。 在一个实施例中,接收器100还包括基本上类似于同相路径的正交路径,并且同相路径和正交路径包括直接转换接收器。 在一个实施例中,同相模数转换器112和同相数字滤波器114包括中频接收器。
    • 5. 发明授权
    • Versatile system for high resolution device calibration
    • 用于高分辨率器件校准的多功能系统
    • US06856174B1
    • 2005-02-15
    • US10677105
    • 2003-10-01
    • Paul H. FontaineAbdellatif Bellaouar
    • Paul H. FontaineAbdellatif Bellaouar
    • G01R31/3167H03M1/10H03M1/68H03K17/00
    • H03M1/1014G01R31/3167H03M1/68
    • The present invention provides a system for providing high-resolution calibration of a programmable semiconductor component (518). The system calibrates the programmable semiconductor component, within a desired accuracy, to a goal value (802). The system provides a primary DAC function (510) and a supplemental DAC function (512), as well as a control function (506). The control function is utilized to determine a first bit step (806) of the primary DAC function that corresponds to the goal value. The control function then determines a second bit step (810) of the supplemental DAC function that corresponds to the goal value. The bit codes of the first and second bit steps are combined by a summing function (514), to provide a programming control word for the programmable semiconductor component.
    • 本发明提供了一种用于提供可编程半导体元件(518)的高分辨率校准的系统。 系统将可编程半导体部件以期望的精度校准到目标值(802)。 该系统提供初级DAC功能(510)和补充DAC功能(512)以及控制功能(506)。 控制功能用于确定与目标值对应的初级DAC功能的第一位步骤(806)。 然后,控制功能确定对应于目标值的补充DAC功能的第二位步骤(810)。 通过加法函数(514)将第一和第二位步骤的位代码组合,以提供可编程半导体部件的编程控制字。
    • 8. 发明授权
    • Flexible sample rate converter for multimedia digital-to-analog conversion in a wireless telephone
    • 灵活的采样率转换器,用于无线电话中的多媒体数模转换
    • US06563448B1
    • 2003-05-13
    • US10135354
    • 2002-04-29
    • Paul H. Fontaine
    • Paul H. Fontaine
    • H03M300
    • H03H17/0642H03H17/0614H03H17/0685H03M3/508
    • A wireless telephone (40) is disclosed, in which audio input/output circuitry (44) includes a digital-to-analog conversion function (50) for producing an analog output signal (s(t)) based upon a digital baseband signal (S) from a digital signal processor (42). The digital-to-analog conversion function (50) includes first and second &Sgr;&Dgr; modulators (46, 48), each of which are controlled by a sampling clock generated by a dual frequency divider (47) controlled by the first &Sgr;&Dgr; modulator (46). A sampling latch (49) samples the digital baseband signal synchronously with the sampling clock. The second &Sgr;&Dgr; modulator (48) selects an oversampling multiple that is applied to a digit filter (52) along with the sampled signal from the sampling latch (49). The digital filter (52) reconstructs a digital signal from the sampled value and the oversampling multiple that is the equivalent of that reconstructed by the decimation of an over sampled signal. The reconstructed signal is converted to analog by a digital-to-analog converter (56). However, the digital filter (52) and DAC (56) can operate at a much lower frequency than in conventional circuits, thus providing excellent noise performance without requiring high frequency clocking.
    • 公开了一种无线电话(40),其中音频输入/输出电路(44)包括用于基于数字基带信号(s(t))产生模拟输出信号(s(t))的数模转换功能(50) S)从数字信号处理器(42)发送。 数模转换功能(50)包括第一和第二SIGMADELTA调制器(46,48),每个调制器由由第一SIGMADELTA调制器(46)控制的双分频器(47)产生的采样时钟控制, 。 采样锁存器(49)与采样时钟同步采样数字基带信号。 第二SIGMADELTA调制器(48)选择与来自采样锁存器(49)的采样信号一起施加到数字滤波器(52)的过采样倍数。 数字滤波器(52)根据采样值和过采样倍数重建数字信号,该采样倍数等于通过抽取过采样信号而重构的数字信号。 重建的信号由数模转换器(56)转换为模拟信号。 然而,数字滤波器(52)和DAC(56)可以以比常规电路低得多的频率工作,从而提供优异的噪声性能而不需要高频率定时。