专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20130018616A1 FREQUENCY COUNTER 审中-公开
标题翻译：频率计数器
公开(公告)号：US20130018616A1
公开(公告)日：2013-01-17
申请号：US13217365
申请日：2011-08-25
申请人： MING-HUNG CHOU , NAI-JIAN WANG , CHING-FENG HSIEH
发明人： MING-HUNG CHOU , NAI-JIAN WANG , CHING-FENG HSIEH
IPC分类号： G01R23/10 , G06F19/00
CPC分类号： G01R23/15 , G01R23/10 , G01R23/12
摘要： A frequency counter obtains a cycle number of a clock of a target signal by a reference signal and a clock mask synchronous with the target signal, calculates a frequency of the target signal based on the cycle number, corrects the frequency according to a plurality of phase shift signals generated based on the reference signal, and minimizes an error of the calculated frequency by increasing the quantity of the phase shift signals, so as to enhance the accuracy of the calculated frequency of the target signal, speed up measurement, and reduce required circuit areas.
摘要翻译：频率计数器通过与目标信号同步的参考信号和时钟屏蔽获得目标信号的时钟的周期数，根据周期数计算目标信号的频率，根据多个相位来校正频率基于参考信号生成的移位信号，并且通过增加相移信号的量来最小化计算出的频率的误差，以便提高目标信号的计算频率的精度，加速测量，并且减少所需的电路地区

2. 发明申请

US20130018615A1 METHOD AND SYSTEM FOR MEASURING FREQUENCY 审中-公开
标题翻译：用于测量频率的方法和系统
公开(公告)号：US20130018615A1
公开(公告)日：2013-01-17
申请号：US13217469
申请日：2011-08-25
申请人： MING-HUNG CHOU , NAI-JIAN WANG , CHING-FENG HSIEH
发明人： MING-HUNG CHOU , NAI-JIAN WANG , CHING-FENG HSIEH
IPC分类号： G06F19/00
CPC分类号： G01R23/15 , G01R23/10 , G01R23/12
摘要： A method for measuring frequency includes the steps of obtaining the cycle number of the clock rate of a signal under test based on a reference signal and a clock mask synchronous with the signal under test; obtaining a frequency of the signal under test based on the cycle number; correcting the frequency of the signal under test based on a plurality of phase shift signals generated based on the reference signal; and minimizing an error of the frequency of the signal under test by increasing the quantity of the phase shift signals. The method enhances the accuracy of the obtained frequency of the signal under test, speeds up frequency measurement, and reduces the required circuit areas. A system for measuring frequency is further introduced for use with the method.
摘要翻译：用于测量频率的方法包括以下步骤：基于参考信号和与所测信号同步的时钟屏蔽获得被测信号的时钟频率的周期数; 基于循环次数获得被测信号的频率; 基于基于所述参考信号生成的多个相移信号来校正被测信号的频率; 并且通过增加相移信号的量来最小化被测信号频率的误差。该方法提高了被测信号的频率精度，加快了频率测量，减少了所需的电路面积。进一步介绍了一种用于测量频率的系统，用于该方法。

3. 发明申请

US20120269068A1 TESTING SYSTEM 审中-公开
标题翻译：测试系统
公开(公告)号：US20120269068A1
公开(公告)日：2012-10-25
申请号：US13157634
申请日：2011-06-10
申请人： MING-HUNG CHOU , CHING-FENG HSIEH
发明人： MING-HUNG CHOU , CHING-FENG HSIEH
IPC分类号： H04L12/26 , H04B10/08
CPC分类号： H04L43/50 , H04L43/0811
摘要： A testing system for testing a network apparatus has a plurality of network ports. The system includes a signal generating device for providing a test packet to the network apparatus; a network apparatus connecting device for connecting to the network apparatus; a switching device for switching between a plurality of router lines; and a controlling device for controlling a test procedure, by controlling selection and cycling of the router lines to perform a test on the network ports one by one and allowing the network ports to return the test packet by the test packet return instruction. Accordingly, the network connection status of the network ports of the network apparatus is determined according to the test packet. The test system allows a test to be conducted on the network ports of the network apparatus quickly and at low costs.
摘要翻译：用于测试网络设备的测试系统具有多个网络端口。该系统包括用于向网络设备提供测试分组的信号产生设备; 网络设备连接设备，用于连接到网络设备; 用于在多个路由器线路之间切换的切换装置; 以及用于控制测试过程的控制设备，通过控制路由器线路的选择和循环，逐个对网络端口进行测试，并允许网络端口通过测试分组返回指令返回测试分组。因此，根据测试包确定网络装置的网络端口的网络连接状态。测试系统允许在网络设备的网络端口上以低成本快速进行测试。

4. 发明申请

US20130018631A1 METHOD AND SYSTEM FOR MEASURING TIME 审中-公开
标题翻译：测量时间的方法和系统
公开(公告)号：US20130018631A1
公开(公告)日：2013-01-17
申请号：US13219764
申请日：2011-08-29
申请人： MING-HUNG CHOU , CHING-FENG HSIEH
发明人： MING-HUNG CHOU , CHING-FENG HSIEH
IPC分类号： G04F10/00
CPC分类号： G04F10/04 , G04F10/005
摘要： A method for measuring time includes setting a clock mask by a starting signal and an ending signal generated upon commencement of measurement and termination of measurement, respectively; obtaining a cycle number of a reference signal under the clock mask to calculate a preliminary time; correcting the preliminary time according to a plurality of phase shift signals generated based on the reference signal; and minimizing an error of the preliminary time by increasing the quantity of the phase shift signals. The method enhances the accuracy of the measured time, times up time measurement, and reduces the required circuit areas. A system for measuring time is further introduced for use with the method.
摘要翻译：一种测量时间的方法包括：分别在开始测量和测量结束时产生的起始信号和结束信号来设置时钟屏蔽; 在时钟屏蔽下获得参考信号的周期数，以计算初步时间; 根据基于参考信号生成的多个相移信号来校正预备时间; 并通过增加相移信号的量来最小化预备时间的误差。该方法提高了测量时间的精度，倍增了时间测量，并减少了所需的电路面积。进一步介绍了一种用于测量时间的系统，用于该方法。

5. 发明申请

US20130018630A1 METHOD AND SYSTEM FOR MEASURING DISTANCE 审中-公开
标题翻译：测量距离的方法和系统
公开(公告)号：US20130018630A1
公开(公告)日：2013-01-17
申请号：US13219794
申请日：2011-08-29
申请人： MING-HUNG CHOU , CHING-FENG HSIEH
发明人： MING-HUNG CHOU , CHING-FENG HSIEH
IPC分类号： G01C3/08 , G06F19/00
CPC分类号： G04F10/04 , G01S17/105 , G04F10/005
摘要： A method for measuring distance involves calculating a distance based on light speed and a time taken by an optical signal to travel to an object and return therefrom. The method includes calculating a time based on a cycle number of a reference signal under a clock mask synchronized with emission and reception of the optical signal; correcting the time according to a plurality of phase shift signals generated based on the reference signal; and minimizing an error of the time by increasing the quantity of the phase shift signals. The method enhances the accuracy of the measured time taken by an optical signal to travel to an object and return therefrom, speeds up measurement, and reduces the required circuit areas. A system for measuring distance is further introduced for use with the method.
摘要翻译：用于测量距离的方法包括基于光速计算距离，以及计算由光信号行进到物体并返回的时间所花费的时间。该方法包括基于与光信号的发射和接收同步的时钟掩码下的参考信号的周期数来计算时间; 根据基于参考信号生成的多个相移信号校正时间; 并且通过增加相移信号的量来最小化时间的误差。该方法提高了光信号行进到物体并返回的测量时间的精度，加速了测量，并减少了所需的电路面积。进一步引入用于测量距离的系统用于该方法。

6. 发明申请

US20130018627A1 METHOD AND SYSTEM FOR MEASURING SPEED 审中-公开
标题翻译：测量速度的方法和系统
公开(公告)号：US20130018627A1
公开(公告)日：2013-01-17
申请号：US13217625
申请日：2011-08-25
申请人： MING-HUNG CHOU , CHING-FENG HSIEH
发明人： MING-HUNG CHOU , CHING-FENG HSIEH
IPC分类号： G06F15/00
CPC分类号： G01P3/489
摘要： A method for measuring speed involves calculating and measuring speed of an object based on a distance and a time obtained by a method for measuring distance and a method for measuring time, respectively. The time between distance measuring sessions is obtained using the cycle number of a reference signal based on a clock mask synchronous with the distance measuring sessions. The time is corrected according to a plurality of phase shift signals generated based on the reference signal. An error of the time is minimized by increasing the quantity of the phase shift signals. The method enhances the accuracy of the measured time between distance measuring sessions, speeds up speed measurement, and reduces the required circuit areas. A system for measuring speed is further introduced for use with the method.
摘要翻译：用于测量速度的方法包括基于通过测量距离的方法获得的距离和时间以及测量时间的方法来计算和测量物体的速度。基于与距离测量会话同步的时钟屏蔽，使用参考信号的周期数获得距离测量会话之间的时间。根据基于参考信号生成的多个相移信号校正时间。通过增加相移信号的量来最小化时间误差。该方法提高了距离测量会话之间测量时间的精度，加快了速度测量，并减少了所需的电路面积。进一步引入用于测量速度的系统以用于该方法。

7. 发明申请

US20130015890A1 METHOD AND SYSTEM FOR CALIBRATING FREQUENCY 审中-公开
标题翻译：用于校准频率的方法和系统
公开(公告)号：US20130015890A1
公开(公告)日：2013-01-17
申请号：US13219830
申请日：2011-08-29
申请人： MING-HUNG CHOU , CHING-FENG HSIEH
发明人： MING-HUNG CHOU , CHING-FENG HSIEH
IPC分类号： H03B19/00
CPC分类号： H03L7/08
摘要： A method for calibrating frequency, applicable to calibrating a frequency signal generated by a frequency generating unit of an apparatus at a preset frequency, includes obtaining the cycle number of the clock rate of a frequency signal based on a reference signal and a clock mask synchronous with the frequency signal; obtaining a frequency of the frequency signal based on the cycle number; correcting the frequency according to a plurality of phase shift signals generated based on the reference signal; and minimizing an error of the frequency of the frequency signal by increasing the quantity of the phase shift signals, so as to calibrate the frequency signal generated by the frequency generating unit.
摘要翻译：一种用于校准频率的方法，用于校准由设备的频率产生单元以预设频率产生的频率信号，包括基于参考信号和与...同步的时钟掩码获得频率信号的时钟速率的周期数频率信号; 基于循环次数获得频率信号的频率; 根据基于参考信号生成的多个相移信号来校正频率; 并且通过增加相移信号的量来最小化频率信号频率的误差，从而校准频率产生单元产生的频率信号。

8. 发明申请

US20120236727A1 NETWORK INTERFACE TEST DEVICE 审中-公开
标题翻译：网络接口测试设备
公开(公告)号：US20120236727A1
公开(公告)日：2012-09-20
申请号：US13111099
申请日：2011-05-19
申请人： MING-HUNG CHOU , CHING-FENG HSIEH
发明人： MING-HUNG CHOU , CHING-FENG HSIEH
IPC分类号： H04L12/26
CPC分类号： H04L43/50
摘要： A network interface test device for testing a plurality of network interfaces of a network apparatus includes a control unit, a first port, a switch unit, and a plurality of second ports. The control unit generates a control signal required for programming a router line in the switch unit. The programmed router line provides a path for switching a signal between the first port and the second ports. A parallel or cross network test can be performed on a test packet signal of an external network test interface at gigabit Ethernet transmission speed for example, using the switching path. Hence, the network interface test device enables a network test to be performed on a plurality of network interfaces by a network test interface.
摘要翻译：用于测试网络装置的多个网络接口的网络接口测试装置包括控制单元，第一端口，交换单元和多个第二端口。控制单元生成在开关单元中编程路由器线路所需的控制信号。编程的路由器线路提供了在第一端口和第二端口之间切换信号的路径。可以使用交换路径，例如以千兆比特以太网传输速度对外部网络测试接口的测试分组信号进行并行或跨网络测试。因此，网络接口测试装置能够通过网络测试接口在多个网络接口上进行网络测试。

9. 发明申请

US20130149916A1 PIN AND PLUG HAVING THE PIN 审中-公开
标题翻译： PIN和PIN码
公开(公告)号：US20130149916A1
公开(公告)日：2013-06-13
申请号：US13365289
申请日：2012-02-03
申请人： YI-CHEN CHEN , CHIH-YUNG CHOU , CHING-FENG HSIEH
发明人： YI-CHEN CHEN , CHIH-YUNG CHOU , CHING-FENG HSIEH
IPC分类号： H01R13/24 , H01R13/428
CPC分类号： H01R13/428
摘要： A pin and a plug having the pin allow a body of the plug to enclose the pin integrally. The plug includes the body and the pin. The body has a receiving space therein for receiving the fixing segment. An insulation portion extends outward from the external surface of the body. The pin is plate-shaped and defined with an inserting segment, a fixing segment, and a burying segment therebetween. The burying segment has a burial hole and barbs, and is buried in the insulation portion. The fixing segment protrudes into the receiving space. The inserting segment is exposed from the insulation portion. The pin and the plug cut costs, speed up a manufacturing process thereof, and allow the body to be formed by a single injection molding process and thus enclose and fix the pin in place firmly.
摘要翻译：具有销的销和插头允许插头的主体一体地封装销。插头包括主体和引脚。主体在其中具有用于接收固定段的接纳空间。绝缘部分从主体的外表面向外延伸。销是板形的并且被限定有插入段，固定段和它们之间的埋入段。埋藏段具有埋孔和倒钩，埋在绝缘部分。固定段突出到接收空间中。插入段从绝缘部露出。销和插头切割成本加快其制造工艺，并且允许通过单次注射成型工艺形成主体，并且因此将销固定牢固地固定在适当位置。

10. 发明申请

US20130145062A1 UNIVERSAL SERIAL BUS PRE-DETERMINING CIRCUIT 审中-公开
标题翻译：通用串行总线预先确定电路
公开(公告)号：US20130145062A1
公开(公告)日：2013-06-06
申请号：US13343768
申请日：2012-01-05
申请人： CHUN-TSAI CHEN , CHING-FENG HSIEH
发明人： CHUN-TSAI CHEN , CHING-FENG HSIEH
IPC分类号： G06F13/00
CPC分类号： G06F13/4081 , G06F2213/0042
摘要： A universal serial bus pre-determining circuit for determining whether a universal serial bus is connected to a host or a device includes an input unit, a detection unit, a processing unit, and a switch unit. The input unit is connected to the host or the device. Once the input unit is connected to the host, the detection unit will enable the host, allowing the host to generate and send a synchronous signal to the input unit. Once the input unit is connected to the device, no synchronous signal will be generated. The processing unit determines accurately whether the universal serial bus is connected to the host or the device by judging the synchronous signal.
摘要翻译：用于确定通用串行总线是连接到主机还是设备的通用串行总线预确定电路包括输入单元，检测单元，处理单元和开关单元。输入单元连接到主机或设备。一旦输入单元连接到主机，检测单元将启用主机，允许主机产生并向输入单元发送同步信号。一旦输入单元连接到设备，就不会产生同步信号。处理单元通过判断同步信号来准确地确定通用串行总线是否连接到主机或设备。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式