会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Semiconductor assemblies, methods of forming structures over semiconductor substrates, and methods of forming transistors associated with semiconductor substrates
    • 半导体组件,在半导体衬底上形成结构的方法,以及形成与半导体衬底相关的晶体管的方法
    • US06690046B2
    • 2004-02-10
    • US09993109
    • 2001-11-13
    • Kevin L. BeamanJohn T. Moore
    • Kevin L. BeamanJohn T. Moore
    • H01L2976
    • H01L21/823842H01L21/823857H01L27/105H01L27/1052H01L27/11546Y10S257/90
    • The invention encompasses semiconductor assemblies that include a semiconductor substrate having a first region and a second region defined therein. A first oxide region is on the substrate and covers the first region of the substrate. The first oxide region has nitrogen provided therein and substantially all of the nitrogen is at least 10 Å above the semiconductor substrate. A first conductive layer is over the first oxide region and defines a first transistor gate. First source/drain regions are proximate the first transistor gate and gatedly connected to one another by the first transistor gate. The second region is covered by a second oxide region. A second conductive layer is over the second oxide region and defines a second transistor gate. Second source/drain regions are proximate the second transistor gate and gatedly connected to one another by the second transistor gate.
    • 本发明包括半导体组件,其包括具有限定在其中的第一区域和第二区域的半导体衬底。 第一氧化物区域在衬底上并且覆盖衬底的第一区域。 第一氧化物区域中具有氮,并且基本上所有的氮在半导体衬底之上至少为10埃以上。 第一导电层在第一氧化物区域之上,并且限定第一晶体管栅极。 第一源极/漏极区域靠近第一晶体管栅极并且由第一晶体管栅极彼此门控连接。 第二区域被第二氧化物区域覆盖。 第二导电层在第二氧化物区域上方并且限定第二晶体管栅极。 第二源极/漏极区域靠近第二晶体管栅极并且通过第二晶体管栅极彼此门控连接。
    • 5. 发明授权
    • Methods of forming DRAM cells
    • 形成DRAM单元的方法
    • US06734062B2
    • 2004-05-11
    • US10188022
    • 2002-07-01
    • Fernando GonzalezKevin L. BeamanJohn T. MooreRon Weimer
    • Fernando GonzalezKevin L. BeamanJohn T. MooreRon Weimer
    • H01L2358
    • H01L27/10858H01L27/1082H01L27/1203H01L28/91Y10S257/906
    • The invention includes a method of forming a DRAM cell. A first substrate is formed to include first DRAM sub-structures separated from one another by an insulative material. A second semiconductor substrate including a monocrystalline material is bonded to the first substrate. After the bonding, second DRAM sub-structures are formed in electrical connection with the first DRAM sub-structures. The invention also includes a semiconductor structure which includes a capacitor structure, and a first substrate defined to encompass the capacitor structure. The semiconductor structure further includes a monocrystalline silicon substrate bonded to the first substrate and over the capacitor structure. Additionally, the semiconductor structure comprises a transistor gate on the monocrystalline silicon substrate and operatively connected with the capacitor structure to define a DRAM cell.
    • 本发明包括形成DRAM单元的方法。 第一衬底被形成为包括通过绝缘材料彼此分离的第一DRAM子结构。 包括单晶材料的第二半导体衬底被结合到第一衬底。 在接合之后,第二DRAM子结构形成为与第一DRAM子结构电连接。 本发明还包括一种包括电容器结构的半导体结构和被限定为包围电容器结构的第一衬底。 半导体结构还包括结合到第一衬底和电容器结构上的单晶硅衬底。 另外,半导体结构包括在单晶硅衬底上的晶体管栅极,并且与电容器结构可操作地连接以限定DRAM单元。
    • 7. 发明授权
    • Methods of forming transistors
    • 形成晶体管的方法
    • US07371647B2
    • 2008-05-13
    • US11217775
    • 2005-09-01
    • Kevin L. BeamanJohn T. Moore
    • Kevin L. BeamanJohn T. Moore
    • H01L21/8234
    • H01L21/823842H01L21/823857H01L27/105H01L27/1052H01L27/11546Y10S257/90
    • The invention encompasses a method of forming a structure over a semiconductor substrate. A silicon dioxide containing layer is formed across at least some of the substrate. Nitrogen is formed within the silicon dioxide containing layer. Substantially all of the nitrogen within the silicon dioxide is at least 10 Å above the substrate. After the nitrogen is formed within the silicon dioxide layer, conductively doped silicon is formed on the silicon dioxide layer. The invention encompasses a method of forming a pair of transistors associated with a semiconductor substrate. First and second regions of the substrate are defined. A first oxide region is formed to cover the first region of the substrate, and to not cover the second region of the substrate. Nitrogen is formed within the first oxide region, and a first conductive layer is formed over the first oxide region. After the first conductive layer is formed, a second oxide region is formed over the second region of the substrate. A second conductive layer is formed over the second oxide region. The first conductive layer is patterned into a first transistor gate, and the second conductive layer is patterned into a second transistor gate. First source/drain regions are formed proximate the first transistor gate, and the second source/drain regions are formed proximate the second transistor gate. The invention also encompasses semiconductor assemblies.
    • 本发明包括在半导体衬底上形成结构的方法。 在至少一些基底上形成含二氧化硅层。 在含二氧化硅层内形成氮。 二氧化硅内的基本上所有的氮基本上都在衬底之上至少10埃。 在二氧化硅层内形成氮之后,在二氧化硅层上形成导电掺杂的硅。 本发明包括形成与半导体衬底相关联的一对晶体管的方法。 定义衬底的第一和第二区域。 形成第一氧化物区域以覆盖衬底的第一区域,并且不覆盖衬底的第二区域。 在第一氧化物区域内形成氮,在第一氧化物区域上形成第一导电层。 在形成第一导电层之后,在衬底的第二区域上形成第二氧化物区域。 在第二氧化物区域上形成第二导电层。 将第一导电层图案化为第一晶体管栅极,并将第二导电层图案化为第二晶体管栅极。 第一源极/漏极区域形成在第一晶体管栅极附近,并且第二源极/漏极区域形成在第二晶体管栅极附近。 本发明还包括半导体组件。
    • 8. 发明授权
    • DRAM cell constructions, and methods of forming DRAM cells
    • DRAM单元结构以及形成DRAM单元的方法
    • US06429070B1
    • 2002-08-06
    • US09651484
    • 2000-08-30
    • Fernando GonzalezKevin L. BeamanJohn T. MooreRon Weimer
    • Fernando GonzalezKevin L. BeamanJohn T. MooreRon Weimer
    • H01L218242
    • H01L27/10858H01L27/1082H01L27/1203H01L28/91Y10S257/906
    • The invention includes a method of forming a DRAM cell. A first substrate is formed to include first DRAM sub-structures separated from one another by an insulative material. A second semiconductor substrate including a monocrystalline material is bonded to the first substrate. After the bonding, second DRAM sub-structures are formed in electrical connection with the first DRAM sub-structures. The invention also includes a semiconductor structure which includes a capacitor structure, and a first substrate defined to encompass the capacitor structure. The semiconductor structure further includes a monocrystalline silicon substrate bonded to the first substrate and over the capacitor structure. Additionally, the semiconductor structure includes a transistor gate on the monocrystalline silicon substrate and operatively connected with the capacitor structure to define a DRAM cell.
    • 本发明包括形成DRAM单元的方法。 第一衬底被形成为包括通过绝缘材料彼此分离的第一DRAM子结构。 包括单晶材料的第二半导体衬底被结合到第一衬底。 在接合之后,第二DRAM子结构形成为与第一DRAM子结构电连接。 本发明还包括一种包括电容器结构的半导体结构和被限定为包围电容器结构的第一衬底。 半导体结构还包括结合到第一衬底和电容器结构上的单晶硅衬底。 另外,半导体结构包括在单晶硅衬底上的晶体管栅极,并且与电容器结构可操作地连接以限定DRAM单元。
    • 9. 发明授权
    • DRAM cell constructions
    • DRAM单元结构
    • US06707090B2
    • 2004-03-16
    • US10393696
    • 2003-03-20
    • Fernando GonzalezKevin L. BeamanJohn T. MooreRon Weimer
    • Fernando GonzalezKevin L. BeamanJohn T. MooreRon Weimer
    • H01L27108
    • H01L27/10858H01L27/1082H01L27/1203H01L28/91Y10S257/906
    • The invention includes a method of forming a DRAM cell. A first substrate is formed to include first DRAM sub-structures separated from one another by an insulative material. A second semiconductor substrate containing a monocrystalline material is bonded to the first substrate. After the bonding, second DRAM sub-structures are formed in electrical connection with the first DRAM sub-structures. The invention also includes a semiconductor structure which has a capacitor structure, and a first substrate defined to encompass the capacitor structure. The semiconductor structure further contains a monocrystalline silicon substrate bonded to the first substrate and over the capacitor structure. Additionally, the semiconductor structure includes a transistor gate on the monocrystalline silicon substrate and operatively connected with the capacitor structure to define a DRAM cell.
    • 本发明包括形成DRAM单元的方法。 第一衬底被形成为包括通过绝缘材料彼此分离的第一DRAM子结构。 包含单晶材料的第二半导体衬底被结合到第一衬底。 在接合之后,第二DRAM子结构形成为与第一DRAM子结构电连接。 本发明还包括具有电容器结构的半导体结构以及限定为包围电容器结构的第一衬底。 半导体结构还包含结合到第一衬底和电容器结构上的单晶硅衬底。 另外,半导体结构包括在单晶硅衬底上的晶体管栅极,并且与电容器结构可操作地连接以限定DRAM单元。