专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20090138692A1 Self describing line cards in network switch 审中-公开
标题翻译：在网络交换机中自描述线路卡
公开(公告)号：US20090138692A1
公开(公告)日：2009-05-28
申请号：US12291157
申请日：2008-11-05
申请人： Kenneth J. Duda , Hugh W. Holbrook , Lorenz W. Redlefsen
发明人： Kenneth J. Duda , Hugh W. Holbrook , Lorenz W. Redlefsen
IPC分类号： G06F15/177
CPC分类号： H04L49/30 , H04L41/08 , H04L49/65
摘要： A network switch device includes a switch chassis, a supervisor mounted in the switch chassis; and a line card mounted in the chassis. The line card has independently addressable line card hardware components, and a line card memory storing a software-readable description of the line card hardware components. The supervisor controller reads the software-readable description of the line card hardware components from the line card, and creates software drivers for the line card hardware components from the software-readable description of the line card hardware components.
摘要翻译：网络交换机设备包括交换机机箱，安装在交换机机箱中的主管; 和安装在机箱中的线卡。线卡具有可独立寻址的线卡硬件组件，以及存储线卡硬件组件的软件可读描述的线卡存储器。管理员控制器从线卡读取线卡硬件组件的软件可读描述，并从线卡硬件组件的软件可读描述中为线卡硬件组件创建软件驱动程序。

2. 发明授权

US09030931B2 Latency analysis of traffic passing through an ethernet switch 有权
标题翻译：通过以太网交换机的流量的延迟分析
公开(公告)号：US09030931B2
公开(公告)日：2015-05-12
申请号：US13420527
申请日：2012-03-14
申请人： Kenneth J. Duda , Anshul Sadana , Hugh W. Holbrook
发明人： Kenneth J. Duda , Anshul Sadana , Hugh W. Holbrook
IPC分类号： H04L12/26 , H04L12/801 , H04L12/939 , H04L12/841 , H04L12/835 , H04L12/931
CPC分类号： H04L43/0852 , H04L43/106 , H04L47/11 , H04L47/28 , H04L47/30 , H04L49/351 , H04L49/555
摘要： A method for accurately measuring, recording and reporting latency of an Ethernet switch is disclosed. Various packet queues in the switch are monitored at any given time and forwarding latency is calculated. Latency data from multiple switching elements in a network is collected to provide end-to-end forwarding latency of a system.
摘要翻译：公开了一种用于精确测量，记录和报告以太网交换机的延迟的方法。在任何给定时间监视交换机中的各种数据包队列，并计算转发等待时间。收集网络中多个交换元件的延迟数据，以提供系统的端到端转发延迟。

3. 发明申请

US20120236723A1 Latency Analysis of Traffic Passing Through an Ethernet Switch 有权
标题翻译：通过以太网交换机的流量的延迟分析
公开(公告)号：US20120236723A1
公开(公告)日：2012-09-20
申请号：US13420527
申请日：2012-03-14
申请人： Kenneth J. Duda , Anshul Sadana , Hugh W. Holbrook
发明人： Kenneth J. Duda , Anshul Sadana , Hugh W. Holbrook
IPC分类号： H04L12/26
CPC分类号： H04L43/0852 , H04L43/106 , H04L47/11 , H04L47/28 , H04L47/30 , H04L49/351 , H04L49/555
摘要： A method for accurately measuring, recording and reporting latency of an Ethernet switch is disclosed. Various packet queues in the switch are monitored at any given time and forwarding latency is calculated. Latency data from multiple switching elements in a network is collected to provide end-to-end forwarding latency of a system.
摘要翻译：公开了一种用于精确测量，记录和报告以太网交换机的延迟的方法。在任何给定时间监视交换机中的各种数据包队列，并计算转发等待时间。收集网络中多个交换元件的延迟数据，以提供系统的端到端转发延迟。

4. 发明申请

US20140307540A1 METHOD AND SYSTEM FOR MULTICHASSIS LINK AGGREGATION IN-SERVICE SOFTWARE UPDATE 有权
标题翻译：用于多业务链路聚合在线软件更新的方法和系统
公开(公告)号：US20140307540A1
公开(公告)日：2014-10-16
申请号：US13863504
申请日：2013-04-16
申请人： Kenneth J. Duda , Roger S. Liao , Nathan D. Arroyo
发明人： Kenneth J. Duda , Roger S. Liao , Nathan D. Arroyo
IPC分类号： H04L12/24
CPC分类号： H04L41/082 , H04L41/0866
摘要： A method for performing an in-service software update in a MLAG domain. The method includes restarting the first switch using a second version of software, detecting by a second switch that the first switch is restarting and, in response to the detection, SSO. After restarting the first switch, prior to the first switch performing graceful reinsertion into the MLAG domain, setting all non-peer ports on the first switch to an error-disabled state and selecting a common MLAG protocol version supported by the first switch and the second switch and performing graceful reinsertion, which includes reestablishing a peering relationship between the first switch and the second switch using the common MLAG protocol, and after reestablishing the peering relationship, synchronizing a control plane state of the first switch with the control plane state of the second switch and setting all non-peer ports on the first switch to an active state.
摘要翻译：一种用于在MLAG域中执行在役软件更新的方法。该方法包括使用第二版本的软件重新启动第一交换机，由第二交换机检测第一交换机正在重新启动，以及响应于该检测，SSO。在重新启动第一个交换机之后，在第一个交换机执行优先重新插入到MLAG域之前，将第一个交换机上的所有非对等端口设置为错误禁止状态，并选择第一个交换机支持的普通的MLAG协议版本，切换和执行优雅重新插入，其包括使用公共MLAG协议重新建立第一交换机和第二交换机之间的对等关系，并且在重新建立对等关系之后，将第一交换机的控制平面状态与第二交换机的控制平面状态同步到第二交换机的控制平面状态切换并将第一个交换机上的所有非对等端口设置为活动状态。

5. 发明授权

US07921422B2 Method, apparatus and computer program product for borrowed-virtual-time scheduling 有权
标题翻译：借用虚拟时间调度的方法，装置和计算机程序产品
公开(公告)号：US07921422B2
公开(公告)日：2011-04-05
申请号：US11471023
申请日：2006-06-20
申请人： Kenneth J. Duda , David R. Cheriton
发明人： Kenneth J. Duda , David R. Cheriton
IPC分类号： G06F9/46 , H04L12/28
CPC分类号： G06F9/4887
摘要： A scheduling mechanism that fairly allocates a resource to a number of schedulable elements, of which some are latency-sensitive, is disclosed. Each element's use of the resource is tracked by determining the element's virtual time. An active element is selected from the elements that are ready to use the resource by determining the element that has the smallest effective virtual time. The effective virtual time is the element's actual virtual time modified by a borrowed virtual time value. When an element has a short-term need for the resource, it can borrow the privilege to run by borrowing virtual time. As the element uses the resource, it consumes virtual time according to its weight. When the elements are scheduled for the resource, the ready element having the smallest virtual time is selected. The invention enforces long-term fairness to each element while allowing latency-sensitive elements to be preferably selected.
摘要翻译：公开了将资源公平地分配给若干可调度元素的调度机制，其中一些是可延迟敏感的元素。通过确定元素的虚拟时间来跟踪每个元素对资源的使用情况。通过确定具有最小有效虚拟时间的元素，从准备好使用资源的元素中选择活动元素。有效虚拟时间是由借用的虚拟时间值修改的元素的实际虚拟时间。当一个元素对资源有短期需求时，它可以借用虚拟时间借用的特权。当元素使用资源时，它会根据其重量消耗虚拟时间。当为资源调度元素时，选择具有最小虚拟时间的就绪元素。本发明对每个元件实施长期公平性，同时优选地选择延迟敏感元件。

6. 发明授权

US07065762B1 Method, apparatus and computer program product for borrowed-virtual-time scheduling 有权
标题翻译：借用虚拟时间调度的方法，装置和计算机程序产品
公开(公告)号：US07065762B1
公开(公告)日：2006-06-20
申请号：US09273806
申请日：1999-03-22
申请人： Kenneth J. Duda , David R. Cheriton
发明人： Kenneth J. Duda , David R. Cheriton
IPC分类号： G06F9/46
CPC分类号： G06F9/4887
摘要： The present invention includes a scheduling mechanism that fairly allocates a resource to a number of schedulable elements of which some are latency-sensitive. The invention tracks each element's use of the resource by determining the element's virtual time. An active element is selected from the elements that are ready to use the resource by determining the element that has the smallest effective virtual time. The effective virtual time is the element's actual virtual time modified by a borrowed virtual time value. When an element has a short-term need for the resource, it can borrow the privilege to run by borrowing virtual time. As the element uses the resource, it consumes virtual time according to its weight. When the elements are scheduled for the resource, the ready elements having the smallest virtual time is selected. The invention enforces long-term fairness to each element while allowing latency-sensitive elements to be preferably selected.
摘要翻译：本发明包括一种调度机制，其将资源公正地分配给多个可调度元素，其中一些是可延迟敏感的。本发明通过确定元素的虚拟时间跟踪每个元素对资源的使用。通过确定具有最小有效虚拟时间的元素，从准备好使用资源的元素中选择活动元素。有效虚拟时间是由借用的虚拟时间值修改的元素的实际虚拟时间。当一个元素对资源有短期需求时，它可以借用虚拟时间借用的特权。当元素使用资源时，它会根据其重量消耗虚拟时间。当为资源调度元素时，选择具有最小虚拟时间的就绪元素。本发明对每个元件实施长期公平性，同时优选地选择延迟敏感元件。

7. 发明授权

US5857091A Machine and method for simulating a processor-based digital system 失效
标题翻译：用于模拟基于处理器的数字系统的机器和方法
公开(公告)号：US5857091A
公开(公告)日：1999-01-05
申请号：US403597
申请日：1995-03-14
申请人： Neufito L. Fernandes , Kenneth J. Duda , Alfred Platt
发明人： Neufito L. Fernandes , Kenneth J. Duda , Alfred Platt
IPC分类号： G06F11/26 , G06F17/50 , G06G7/48
CPC分类号： G06F11/261 , G06F17/5022
摘要： A machine and method for allowing a simulated processor environment to interact with a simulated digital environment to simulate a processor-based system. Embodiments of the present invention contemplate that interaction between the processor environment and digital environment can be implemented by providing the processor environment with a list of "significant events" (e.g., reads and writes) that are pertinent to the digital environment. Embodiments of the present invention also contemplate that the processor environment and digital environment can be synchronized by allowing operations to occur on either the processor environment or the digital environment, but not on both simultaneously.
摘要翻译：一种允许模拟处理器环境与模拟数字环境交互以模拟基于处理器的系统的机器和方法。本发明的实施例考虑到可以通过向处理器环境提供与数字环境相关的“重要事件”（例如，读取和写入）的列表来实现处理器环境和数字环境之间的交互。本发明的实施例还考虑到可以通过允许操作在处理器环境或数字环境上而不是同时在两者上发生来同步处理器环境和数字环境。

8. 发明授权

US09306804B2 Method and system for multichassis link aggregation in-service software update 有权
标题翻译：多机架链路聚合在役软件更新的方法和系统
公开(公告)号：US09306804B2
公开(公告)日：2016-04-05
申请号：US13863504
申请日：2013-04-16
申请人： Kenneth J. Duda , Roger S. Liao , Nathan D. Arroyo
发明人： Kenneth J. Duda , Roger S. Liao , Nathan D. Arroyo
IPC分类号： H04L12/24
CPC分类号： H04L41/082 , H04L41/0866
摘要： A method for performing an in-service software update in a MLAG domain. The method includes restarting the first switch using a second version of software, detecting by a second switch that the first switch is restarting and, in response to the detection, SSO. After restarting the first switch, prior to the first switch performing graceful reinsertion into the MLAG domain, setting all non-peer ports on the first switch to an error-disabled state and selecting a common MLAG protocol version supported by the first switch and the second switch and performing graceful reinsertion, which includes reestablishing a peering relationship between the first switch and the second switch using the common MLAG protocol, and after reestablishing the peering relationship, synchronizing a control plane state of the first switch with the control plane state of the second switch and setting all non-peer ports on the first switch to an active state.
摘要翻译：一种用于在MLAG域中执行在役软件更新的方法。该方法包括使用第二版本的软件重新启动第一交换机，由第二交换机检测第一交换机正在重新启动，以及响应于该检测，SSO。在重新启动第一个交换机之后，在第一个交换机执行优先重新插入到MLAG域之前，将第一个交换机上的所有非对等端口设置为错误禁止状态，并选择第一个交换机支持的普通的MLAG协议版本，切换和执行优雅重新插入，其包括使用公共MLAG协议重新建立第一交换机和第二交换机之间的对等关系，并且在重新建立对等关系之后，将第一交换机的控制平面状态与第二交换机的控制平面状态同步到第二交换机的控制平面状态切换并将第一个交换机上的所有非对等端口设置为活动状态。

9. 发明申请

US20090144538A1 Patch installation at boot time for dynamically installable, piecemeal revertible patches 审中-公开
标题翻译：在启动时进行补丁安装，以便动态安装，零碎可折叠补丁
公开(公告)号：US20090144538A1
公开(公告)日：2009-06-04
申请号：US12291161
申请日：2008-11-05
申请人： Kenneth J. Duda , Edward R. Swierk
发明人： Kenneth J. Duda , Edward R. Swierk
IPC分类号： G06F9/445
CPC分类号： G06F8/65 , G06F9/4406
摘要： A method for booting a computer operating system is provided. A boot loader is loaded from a first flash memory to a random access memory and executed. In one embodiment, the boot loader loads from a second flash memory to a random access memory an operating system file system image archive, installs the operating system file system image archive as a root file system, loads from the second flash memory multiple operating system patches stored separately from the base operating system file system image archive, and installs the multiple operating system patches over the root file system. In another embodiment, the boot loader loads and executes an initialization script that performs the operations instead of the boot loader.
摘要翻译：提供了引导计算机操作系统的方法。引导加载程序从第一个闪存加载到随机存取存储器并执行。在一个实施例中，引导加载器从第二闪存存储器加载到随机存取存储器操作系统文件系统映像存档，将操作系统文件系统映像存档安装为根文件系统，从第二闪存存储多个操作系统补丁与基本操作系统文件系统映像存档分开存储，并在根文件系统上安装多个操作系统修补程序。在另一个实施例中，引导加载器加载并执行执行操作而不是引导加载程序的初始化脚本。

10. 发明授权

US06628287B1 Method and apparatus for consistent, responsive, and secure distributed simulation in a computer network environment 有权
标题翻译：用于在计算机网络环境中一致，响应和安全的分布式仿真的方法和装置
公开(公告)号：US06628287B1
公开(公告)日：2003-09-30
申请号：US09482218
申请日：2000-01-12
申请人： Kenneth J. Duda , William D. Harvey
发明人： Kenneth J. Duda , William D. Harvey
IPC分类号： G06T1570
CPC分类号： A63F13/358 , A63F13/12 , A63F13/335 , A63F13/57 , A63F2300/402 , A63F2300/407 , A63F2300/50 , A63F2300/534 , A63F2300/5533 , A63F2300/64 , G06F17/5009 , G06F2217/04 , H04L29/06 , H04L67/10 , H04L67/38 , H04L69/329 , H04N7/17318
摘要： A set of mechanisms provides consistency, responsiveness, and integrity, to allow high-realism in a distributed network simulation environment. Consistency is achieved by executing the same computation with the same inputs on multiple machines. Responsiveness is achieved by executing the parts of the computation that affect the user's object earlier on the user's machine than on the server for the user's object. Integrity is achieved by executing all computations authoritatively on the server. The ability to run different parts of a shared computation at varying times on different machines is provided.
摘要翻译：一组机制提供一致性，响应性和完整性，以允许分布式网络仿真环境中的高真实性。通过在多台机器上使用相同的输入执行相同的计算来实现一致性。响应性是通过在用户的机器上执行影响用户对象的部分，而不是在用户对象的服务器上执行的。通过在服务器上授权执行所有计算来实现完整性。提供了在不同机器上在不同时间运行共享计算的不同部分的能力。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式