专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20060047889A1 Memory device and controlling method for nonvolatile memory 失效
标题翻译：非易失性存储器的存储器件和控制方法
公开(公告)号：US20060047889A1
公开(公告)日：2006-03-02
申请号：US11207340
申请日：2005-08-19
申请人： Junko Sasaki , Kenichi Nakanishi , Nobuhiro Kaneko
发明人： Junko Sasaki , Kenichi Nakanishi , Nobuhiro Kaneko
IPC分类号： G06F12/10
CPC分类号： G06F12/0246
摘要： A memory device and controlling method for nonvolatile memory are provided. The memory device and the controlling method for a nonvolatile memory are provided by which, where a file management system wherein there is a tendency that lower logic addresses are used frequently like the MS-DOS is adopted, physical blocks of a flash memory are used in an averaged fashion and the life of the flash memory can be elongated thereby.
摘要翻译：提供了一种用于非易失性存储器的存储器件和控制方法。提供了一种用于非易失性存储器的存储器件和控制方法，其中采用如MS-DOS那样经常使用较低逻辑地址的趋势的文件管理系统，其中使用闪速存储器的物理块平均的时尚和闪存的使用寿命可以延长。

2. 发明申请

US20050182892A1 Data storage device, method for updating management information in data storage device, and computer program 失效
标题翻译：数据存储装置，用于更新数据存储装置中的管理信息的方法和计算机程序
公开(公告)号：US20050182892A1
公开(公告)日：2005-08-18
申请号：US10514985
申请日：2004-03-05
申请人： Kenichi Nakanishi , Junko Sasaki , Nobuhiro Kaneko , Osamu Nagata , Hideaki Okubo
发明人： Kenichi Nakanishi , Junko Sasaki , Nobuhiro Kaneko , Osamu Nagata , Hideaki Okubo
IPC分类号： G06F12/00 , G06F11/14 , G06F12/08 , G06F12/16 , G11C16/02
CPC分类号： G06F11/1435
摘要： The invention provides a data storage device and a method of updating management information, capable of dealing with management information in a highly reliable manner so that information is not easily lost when an error occurs. File management information such as a FAT serving as address management information in a flash memory is stored in a management information area of the memory, a pair of blocks is assigned as blocks for use to store data of the FAT, and writing of updated FAT information is performed by alternately using the two blocks of the block pair such that previous FAT information is retained in one of the two blocks of the block pair, and updated FAT information is written in the other block of the block pair, whereby, even when an error occurs in the middle of the process of writing the updated management information, a process using the retained previous FAT information is possible.
摘要翻译：本发明提供了一种数据存储装置和更新管理信息的方法，能够以高度可靠的方式处理管理信息，使得当发生错误时信息不容易丢失。诸如作为闪速存储器中的地址管理信息的FAT的文件管理信息被存储在存储器的管理信息区域中，一对块被分配为用于存储FAT的数据的块，并且更新的FAT信息的写入通过交替使用块对的两个块来执行，使得先前的FAT信息保留在块对的两个块中的一个块中，并且更新的FAT信息被写入块对的另一个块中，从而即使当在编写更新的管理信息的过程的中间发生错误，可以使用保留的以前的FAT信息的处理。

3. 发明授权

US07647470B2 Memory device and controlling method for elongating the life of nonvolatile memory 失效
标题翻译：用于延长非易失性存储器寿命的存储器件和控制方法
公开(公告)号：US07647470B2
公开(公告)日：2010-01-12
申请号：US11207340
申请日：2005-08-19
申请人： Junko Sasaki , Kenichi Nakanishi , Nobuhiro Kaneko
发明人： Junko Sasaki , Kenichi Nakanishi , Nobuhiro Kaneko
IPC分类号： G06F12/02
CPC分类号： G06F12/0246
摘要： A memory device and controlling method for nonvolatile memory are provided. The memory device and the controlling method for a nonvolatile memory are provided by which, where a file management system wherein there is a tendency that lower logic addresses are used frequently like the MS-DOS is adopted, physical blocks of a flash memory are used in an averaged fashion and the life of the flash memory can be elongated thereby.
摘要翻译：提供了一种用于非易失性存储器的存储器件和控制方法。提供了一种用于非易失性存储器的存储器件和控制方法，其中采用如MS-DOS那样经常使用较低逻辑地址的趋势的文件管理系统，其中使用闪速存储器的物理块平均的时尚和闪存的使用寿命可以延长。

4. 发明授权

US07444460B2 Data storage device, method for updating management information in data storage device, and computer program 失效
标题翻译：数据存储装置，用于更新数据存储装置中的管理信息的方法和计算机程序
公开(公告)号：US07444460B2
公开(公告)日：2008-10-28
申请号：US10514985
申请日：2004-03-05
申请人： Kenichi Nakanishi , Junko Sasaki , Nobuhiro Kaneko , Osamu Nagata , Hideaki Okubo
发明人： Kenichi Nakanishi , Junko Sasaki , Nobuhiro Kaneko , Osamu Nagata , Hideaki Okubo
IPC分类号： G06F12/12
CPC分类号： G06F11/1435
摘要： The invention provides a data storage device and a method of updating management information, capable of dealing with management information in a highly reliable manner so that information is not easily lost when an error occurs. File management information such as a FAT serving as address management information in a flash memory is stored in a management information area of the memory, a pair of blocks is assigned as blocks for use to store data of the FAT, and writing of updated FAT information is performed by alternately using the two blocks of the block pair such that previous FAT information is retained in one of the two blocks of the block pair, and updated FAT information is written in the other block of the block pair, whereby, even when an error occurs in the middle of the process of writing the updated management information, a process using the retained previous FAT information is possible.
摘要翻译：本发明提供了一种数据存储装置和更新管理信息的方法，能够以高度可靠的方式处理管理信息，使得当发生错误时信息不容易丢失。诸如作为闪速存储器中的地址管理信息的FAT的文件管理信息被存储在存储器的管理信息区域中，一对块被分配为用于存储FAT的数据的块，并且更新的FAT信息的写入通过交替使用块对的两个块来执行，使得先前的FAT信息保留在块对的两个块中的一个块中，并且更新的FAT信息被写入块对的另一个块中，从而即使当在编写更新的管理信息的过程的中间发生错误，可以使用保留的以前的FAT信息的处理。

5. 发明授权

US08386713B2 Memory apparatus, memory control method, and program 有权
标题翻译：存储装置，存储器控制方法和程序
公开(公告)号：US08386713B2
公开(公告)日：2013-02-26
申请号：US12207143
申请日：2008-09-09
申请人： Nobuhiro Kaneko , Kenichi Nakanishi
发明人： Nobuhiro Kaneko , Kenichi Nakanishi
IPC分类号： G06F12/00
CPC分类号： G06F12/0866 , G06F2212/2022
摘要： Disclosed herein is a memory apparatus comprising: a nonvolatile memory configured to allow data to be written thereto and read therefrom in units of a cluster and to permit data to be deleted therefrom in units of a block made up of a plurality of sectors; a control circuit configured to control access operations to said nonvolatile memory; a management area; a user data area; and a cache area; said management area includes a logical/physical table, and the addresses of physical blocks in said cache area.
摘要翻译：这里公开了一种存储装置，包括：非易失性存储器，被配置为允许将数据写入其中并以簇为单位从其中读取，并且允许以由多个扇区组成的块为单位从其中删除数据; 控制电路，被配置为控制对所述非易失性存储器的访问操作; 一个管理区; 用户数据区; 和缓存区域; 所述管理区域包括逻辑/物理表以及所述高速缓存区域中的物理块的地址。

6. 发明授权

US08060684B2 Memory control apparatus, memory control method and program 失效
标题翻译：存储器控制装置，存储器控制方法和程序
公开(公告)号：US08060684B2
公开(公告)日：2011-11-15
申请号：US11220040
申请日：2005-09-06
申请人： Kenichi Nakanishi , Nobuhiro Kaneko
发明人： Kenichi Nakanishi , Nobuhiro Kaneko
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28
CPC分类号： G06F12/0246
摘要： Memory control apparatus, memory control method, and program are provided. The present invention provides a preparatory process for determining whether or not a data-updating process to update data of a flash memory or a data-writing process to write new data into the memory has been completed normally. A data-updating process to update data stored in a specific block is carried out as a process including alternate-block processing to replace the specific block with another block referred to as an alternate block. In the current data-updating process, the alternate block is examined to determine whether or not data has been erased from the alternate block. If data has been erased from the alternate block, the preceding data-updating or data-writing process is determined to be normal. By virtue of a property exhibited by the contents of the reserved-block address, the reserved-block address needs to be saved in the flash memory only once during a data-updating or data-writing process.
摘要翻译：提供存储器控制装置，存储器控制方法和程序。本发明提供了一种准备过程，用于确定是否正常地完成了更新数据更新过程以更新闪速存储器的数据或数据写入过程以将新数据写入存储器。执行用于更新存储在特定块中的数据的数据更新过程作为包括替换块处理的处理，以用被称为替代块的另一个块替换特定块。在当前数据更新过程中，检查替代块以确定数据是否已经从备用块中被擦除。如果从备用块中擦除数据，则前面的数据更新或数据写入处理被确定为正常。由于保留块地址的内容所表现的属性，在数据更新或数据写入过程中，保留块地址只需要在闪存中保存一次。

7. 发明授权

US08489850B2 Memory apparatus and memory control method 有权
标题翻译：存储器和存储器控制方法
公开(公告)号：US08489850B2
公开(公告)日：2013-07-16
申请号：US11565279
申请日：2006-11-30
申请人： Nobuhiro Kaneko , Kenichi Nakanishi
发明人： Nobuhiro Kaneko , Kenichi Nakanishi
IPC分类号： G06F12/08
CPC分类号： G06F12/0246 , G06F2212/7203
摘要： A memory control method is disclosed which includes: a storing step of storing a logical to physical conversion table retaining relations of correspondence between addresses of logical blocks in a user data area on the one hand, and addresses of physical blocks assigned to the logical blocks on the other hand, along with addresses of physical blocks in a cache area, the physical block addresses corresponding to the physical block addresses in the logical to physical conversion table; a first writing step of writing, to a deleted new cache block in the cache area, data in excess of a designated logical boundary which defines a logical space size in units of a plurality of sectors within a user data block of the user data area; and a second writing step of writing the data starting from the beginning of the new cache block upon data write in the first writing step to the new cache block, regardless of the logical address space of the new cache block.
摘要翻译：一种存储器控制方法，其特征在于包括：一个存储步骤，用于存储保持用户数据区域中的逻辑块的地址之间的对应关系的逻辑到物理转换表以及分配给逻辑块的物理块的地址另一方面，连同高速缓存区域中的物理块的地址，对应于逻辑到物理转换表中的物理块地址的物理块地址; 第一写入步骤，向所述高速缓存区域中的已删除的新的高速缓存块写入超过所述用户数据区域的用户数据块内的多个扇区中以多个扇区为单位的逻辑空间大小的指定逻辑边界的数据; 以及第二写入步骤，不管新高速缓存块的逻辑地址空间如何，将从第一写入步骤的数据写入开始的新高速缓存块开始的数据写入新的高速缓存块。

8. 发明申请

US20090070517A1 MEMORY APPARATUS, MEMORY CONTROL METHOD, AND PROGRAM 有权
标题翻译：记忆装置，记忆控制方法和程序
公开(公告)号：US20090070517A1
公开(公告)日：2009-03-12
申请号：US12207143
申请日：2008-09-09
申请人： Nobuhiro Kaneko , Kenichi Nakanishi
发明人： Nobuhiro Kaneko , Kenichi Nakanishi
IPC分类号： G06F12/02
CPC分类号： G06F12/0866 , G06F2212/2022
摘要： Disclosed herein is a memory apparatus comprising: a nonvolatile memory configured to allow data to be written thereto and read therefrom in units of a cluster and to permit data to be deleted therefrom in units of a block made up of a plurality of sectors; a control circuit configured to control access operations to said nonvolatile memory; a management area; a user data area; and a cache area; said management area includes a logical/physical table, and the addresses of physical blocks in said cache area.
摘要翻译：这里公开了一种存储装置，包括：非易失性存储器，被配置为允许将数据写入其中并以簇为单位从其中读取，并且允许以由多个扇区组成的块为单位从其中删除数据; 控制电路，被配置为控制对所述非易失性存储器的访问操作; 一个管理区; 用户数据区; 和缓存区域; 所述管理区域包括逻辑/物理表以及所述高速缓存区域中的物理块的地址。

9. 发明申请

US20070150693A1 MEMORY APPARATUS AND MEMORY CONTROL METHOD 有权
标题翻译：存储器和存储器控制方法
公开(公告)号：US20070150693A1
公开(公告)日：2007-06-28
申请号：US11565279
申请日：2006-11-30
申请人： Nobuhiro Kaneko , Kenichi Nakanishi
发明人： Nobuhiro Kaneko , Kenichi Nakanishi
IPC分类号： G06F12/00 , G06F13/00
CPC分类号： G06F12/0246 , G06F2212/7203
摘要： A memory control method is disclosed which includes: a storing step of storing a logical to physical conversion table retaining relations of correspondence between addresses of logical blocks in a user data area on the one hand, and addresses of physical blocks assigned to the logical blocks on the other hand, along with addresses of physical blocks in a cache area, the physical block addresses corresponding to the physical block addresses in the logical to physical conversion table; a first writing step of writing, to a deleted new cache block in the cache area, data in excess of a designated logical boundary which defines a logical space size in units of a plurality of sectors within a user data block of the user data area; and a second writing step of writing the data starting from the beginning of the new cache block upon data write in the first writing step to the new cache block, regardless of the logical address space of the new cache block.
摘要翻译：一种存储器控制方法，其特征在于包括：一个存储步骤，用于存储保持用户数据区域中的逻辑块的地址之间的对应关系的逻辑到物理转换表以及分配给逻辑块的物理块的地址另一方面，连同高速缓存区域中的物理块的地址，对应于逻辑到物理转换表中的物理块地址的物理块地址; 第一写入步骤，向所述高速缓存区域中的已删除的新的高速缓存块写入超过所述用户数据区域的用户数据块内的多个扇区中以多个扇区为单位的逻辑空间大小的指定逻辑边界的数据; 以及第二写入步骤，不管新高速缓存块的逻辑地址空间如何，将从第一写入步骤的数据写入开始的新高速缓存块开始的数据写入新的高速缓存块。

10. 发明申请

US20060059297A1 Memory control apparatus, memory control method and program 失效
标题翻译：存储器控制装置，存储器控制方法和程序
公开(公告)号：US20060059297A1
公开(公告)日：2006-03-16
申请号：US11220040
申请日：2005-09-06
申请人： Kenichi Nakanishi , Nobuhiro Kaneko
发明人： Kenichi Nakanishi , Nobuhiro Kaneko
IPC分类号： G06F12/00
CPC分类号： G06F12/0246
摘要： Memory control apparatus, memory control method, and program are provided. The present invention provides a preparatory process for determining whether or not a data-updating process to update data of a flash memory or a data-writing process to write new data into the memory has been completed normally. A data-updating process to update data stored in a specific block is carried out as a process including alternate-block processing to replace the specific block with another block referred to as an alternate block. In the current data-updating process, the alternate block is examined to determine whether or not data has been erased from the alternate block. If data has been erased from the alternate block, the preceding data-updating or data-writing process is determined to be normal. By virtue of a property exhibited by the contents of the reserved-block address, the reserved-block address needs to be saved in the flash memory only once during a data-updating or data-writing process.
摘要翻译：提供存储器控制装置，存储器控制方法和程序。本发明提供了一种准备过程，用于确定是否正常地完成了更新数据更新过程以更新闪速存储器的数据或数据写入过程以将新数据写入存储器。执行用于更新存储在特定块中的数据的数据更新过程作为包括替换块处理的处理，以用被称为替代块的另一个块替换特定块。在当前数据更新过程中，检查替代块以确定数据是否已经从备用块中被擦除。如果从备用块中擦除数据，则前面的数据更新或数据写入处理被确定为正常。由于保留块地址的内容所表现的属性，在数据更新或数据写入过程中，保留块地址只需要在闪存中保存一次。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式