专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07353590B2 Method of forming printed circuit card 失效
标题翻译：形成印刷电路卡的方法
公开(公告)号：US07353590B2
公开(公告)日：2008-04-08
申请号：US11224191
申请日：2005-09-12
申请人： Kenneth Fallon , Miguel A. Jimarez , Ross W. Keesler , John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , Irv Memis , Jim P. Paoletti , Marybeth Perrino , John A. Welsh , William E. Wilson
发明人： Kenneth Fallon , Miguel A. Jimarez , Ross W. Keesler , John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , Irv Memis , Jim P. Paoletti , Marybeth Perrino , John A. Welsh , William E. Wilson
IPC分类号： H05K3/36
CPC分类号： H05K3/445 , H01L23/49827 , H01L23/49833 , H01L23/50 , H01L2924/0002 , H05K1/056 , H05K1/113 , H05K3/0023 , H05K3/0052 , H05K3/0094 , H05K3/06 , H05K3/108 , H05K3/426 , H05K3/429 , H05K3/44 , H05K3/4623 , H05K3/4641 , H05K2201/0919 , H05K2201/09536 , H05K2201/09554 , H05K2201/096 , H05K2201/10734 , H05K2203/0323 , H05K2203/0574 , H05K2203/0733 , H05K2203/1394 , Y10T29/49117 , Y10T29/49126 , Y10T29/49128 , Y10T29/49155 , Y10T29/49156 , Y10T29/49165 , H01L2924/00
摘要： A method of forming a printed circuit card with a metal power plane layer between two photoimageable dielectric layers is provided. Photoformed metal filled vias and plated through holes are in the photopatternable material, and signal circuitry is on the surfaces of each of the dielectric materials connected to the vias and plated through holes. A border may be around the card including a metal layer terminating in from the edge of one of the dielectric layers. Copper foil with clearance holes is provided. First and second layers of photoimageable curable dielectric material are on opposite sides of the copper. Patterns are developed on the first and second layers of the photoimageable material to reveal the metal layer through vias. Through holes are developed where holes were patterned in both dielectric layers. The surfaces of the photoimageable material, vias and through holes are metallized by copper plating, preferably using photoresist.
摘要翻译：提供了一种在两个可光成像的电介质层之间形成具有金属功率平面层的印刷电路卡的方法。光刻图形的金属填充通孔和电镀通孔位于光图案化材料中，信号电路位于连接到通孔和电镀通孔的每个介电材料的表面上。边框可以在卡的周围，包括从电介质层之一的边缘终止的金属层。提供带有间隙孔的铜箔。第一层和第二层可光成像的可固化电介质材料位于铜的相对两侧。在可光成像材料的第一层和第二层上形成图案以通过通孔显露金属层。开发了通孔，在两个电介质层中对其进行图案化。可光成像材料，通孔和通孔的表面通过镀铜进行金属化，优选使用光致抗蚀剂。

2. 发明授权

US06204453B1 Two signal one power plane circuit board 有权
标题翻译：两个信号一个电源平面电路板
公开(公告)号：US06204453B1
公开(公告)日：2001-03-20
申请号：US09203956
申请日：1998-12-02
申请人： Kenneth Fallon , Miguel A. Jimarez , Ross W. Keesler , John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , Irv Memis , Jim P. Paoletti , Marybeth Perrino , John A. Welsh , William E. Wilson
发明人： Kenneth Fallon , Miguel A. Jimarez , Ross W. Keesler , John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , Irv Memis , Jim P. Paoletti , Marybeth Perrino , John A. Welsh , William E. Wilson
IPC分类号： H05K103
CPC分类号： H05K3/44 , H05K1/056 , H05K3/0023 , H05K3/108 , H05K3/426 , H05K3/445 , H05K2201/09554 , H05K2203/0733
摘要： A method of forming a printed circuit board or circuit card is provided with a metal layer which serves as a power plane sandwiched between a pair of photoimageable dielectric layers. Photoformed metal filled vias and photoformed plated through holes are in the photopatternable material, and signal circuitry is on the surfaces of each of the dielectric materials and connected to the vias and plated through holes. A border may be around the board or card including a metal layer terminating in from the edge of one of the dielectric layers. A copper foil is provided with clearance holes. First and second layers of photoimageable curable dielectric material is disposed on opposite sides of the copper which are photoimageable material. The patterns are developed on the first and second layers of the photoimageable material to reveal the metal layer through vias. At the clearance holes in the copper, through holes are developed where holes were patterned in both dielectric layers. Thereafter, the surfaces of the photoimageable material, vias and through holes are metalized by copper plating. This is preferably done by protecting the remainder of the circuitry with photoresist and utilizing photolithographic techniques. The photoresist is thereafter removed, leaving a circuit board or card having metalization on both sides, vias extending from both sides to the copper layer in the center, plated through holes connecting the two outer circuitized copper layers.
摘要翻译：形成印刷电路板或电路卡的方法设置有用作夹在一对可光成像的电介质层之间的电力平面的金属层。光刻图形金属填充的通孔和光成像的电镀通孔位于光图案化材料中，信号电路位于每个介电材料的表面上，并连接到通孔和电镀通孔。边界可以在板或卡周围，包括从电介质层之一的边缘终止的金属层。铜箔上设有间隙孔。可光成像的可固化介电材料的第一和第二层设置在作为可光成像的材料的铜的相对侧上。图案在可光成象材料的第一层和第二层上显影，以通过通孔显露金属层。在铜中的间隙孔处，通孔被开发成在两个电介质层中图案化孔。此后，可光成像材料，通孔和通孔的表面通过镀铜进行金属化。这优选通过用光致抗蚀剂和利用光刻技术保护电路的其余部分来实现。然后去除光致抗蚀剂，留下在两侧具有金属化的电路板或卡，其中心的两侧延伸到铜层，通孔连接两个外部电路化的铜层。

3. 发明授权

US06750405B1 Two signal one power plane circuit board 有权
标题翻译：两个信号一个电源平面电路板
公开(公告)号：US06750405B1
公开(公告)日：2004-06-15
申请号：US09690485
申请日：2000-10-17
申请人： Kenneth Fallon , Miguel A. Jimarez , Ross W. Keesler , John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , Irv Memis , Jim P. Paoletti , Marybeth Perrino , John A. Welsh , William E. Wilson
发明人： Kenneth Fallon , Miguel A. Jimarez , Ross W. Keesler , John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , Irv Memis , Jim P. Paoletti , Marybeth Perrino , John A. Welsh , William E. Wilson
IPC分类号： H01R1204
CPC分类号： H05K3/445 , H01L23/49827 , H01L23/49833 , H01L23/50 , H01L2924/0002 , H05K1/056 , H05K1/113 , H05K3/0023 , H05K3/0052 , H05K3/0094 , H05K3/06 , H05K3/108 , H05K3/426 , H05K3/429 , H05K3/44 , H05K3/4623 , H05K3/4641 , H05K2201/0919 , H05K2201/09536 , H05K2201/09554 , H05K2201/096 , H05K2201/10734 , H05K2203/0323 , H05K2203/0574 , H05K2203/0733 , H05K2203/1394 , Y10T29/49117 , Y10T29/49126 , Y10T29/49128 , Y10T29/49155 , Y10T29/49156 , Y10T29/49165 , H01L2924/00
摘要： A method of forming a printed circuit board or circuit card is provided with a metal layer which serves as a power plane sandwiched between a pair of photoimageable dielectric layers. Photoformed metal filled vias and photoformed plated through holes are in the photopatternable material, and signal circuitry is on the surfaces of each of the dielectric materials and connected to the vias and plated through holes. A border may be around the board or card including a metal layer terminating in from the edge of one of the dielectric layers. A copper foil is provided with clearance holes. First and second layers of photoimageable curable dielectric material is disposed on opposite sides of the copper which are photoimageable material. The patterns are developed on the first and second layers of the photoimageable material to reveal the metal layer through vias. At the clearance holes in the copper, through holes are developed where holes were patterned in both dielectric layers. Thereafter, the surfaces of the photoimageable material, vias and through holes are metalized by copper plating. This is preferably done by protecting the remainder of the circuitry with photoresist and utilizing photolithographic techniques. The photoresist is thereafter removed, leaving a circuit board or card having metalization on both sides, vias extending from both sides to the copper layer in the center, plated through holes connecting the two outer circuitized copper layers.
摘要翻译：形成印刷电路板或电路卡的方法设置有用作夹在一对可光成像的电介质层之间的电力平面的金属层。光刻图形金属填充的通孔和光成像的电镀通孔位于光图案化材料中，信号电路位于每个介电材料的表面上，并连接到通孔和电镀通孔。边界可以在板或卡周围，包括从电介质层之一的边缘终止的金属层。铜箔上设有间隙孔。可光成像的可固化介电材料的第一和第二层设置在作为可光成像的材料的铜的相对侧上。图案在可光成象材料的第一层和第二层上显影，以通过通孔显露金属层。在铜中的间隙孔处，通孔被开发成在两个电介质层中图案化孔。此后，可光成像材料，通孔和通孔的表面通过镀铜进行金属化。这优选通过用光致抗蚀剂和利用光刻技术保护电路的其余部分来实现。然后去除光致抗蚀剂，留下在两侧具有金属化的电路板或卡，其中心的两侧延伸到铜层，通孔连接两个外部电路化的铜层。

4. 发明授权

US06201194B1 Multi-voltage plane, multi-signal plane circuit card with photoimageable dielectric 有权
标题翻译：多电平面，多信号平面电路卡，带有可光成像电介质
公开(公告)号：US06201194B1
公开(公告)日：2001-03-13
申请号：US09203978
申请日：1998-12-02
申请人： John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , John A. Welsh
发明人： John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , John A. Welsh
IPC分类号： H01R909
CPC分类号： H05K3/429 , H01R12/523 , H05K3/0023 , H05K3/4602 , H05K3/4608 , H05K3/4641 , H05K2201/0355 , H05K2201/09309 , H05K2201/09536 , H05K2201/096 , H05K2203/0554 , Y10T29/49165
摘要： A technique for forming an organic chip carrier or circuit board, having two voltage planes and at least two signal planes is provided which includes bonding a first layer of photolithographic dielectric material to a first metal layer and exposing the first layer of dielectric material to a pattern of radiation to provide at least one opening through the first layer of the dielectric material. A second metal layer is bonded to the first layer of photoimageable material on the opposite side from the first metal layer. Holes are etched in the first and second metal layers which correspond to and are larger than each of the patterns on said openings in the first layer of dielectric material. The exposed pattern on the first layer of dielectric material is then developed, with the openings in the first and second metal layers being larger than the corresponding developed opening in the first dielectric material. Second and third layers of photoimageable dielectric material are applied on the first and second metal layers, respectively and are photopatterned and developed to provide openings in each of the second and third layers of dielectric material some of which correspond to each of the holes in the first layer of dielectric material and the holes in the first and second metal layers, some of which terminate at the underlying metal layer. The exposed surfaces of both the second and third dielectric material, are circuitized and the holes plated or filled with metal.
摘要翻译：提供了一种用于形成具有两个电压平面和至少两个信号面的有机芯片载体或电路板的技术，其包括将第一层光刻电介质材料结合到第一金属层并将第一介电材料层暴露于图案的辐射以提供通过电介质材料的第一层的至少一个开口。第二金属层在与第一金属层相对的一侧上结合到可光成像材料的第一层。在第一和第二金属层中蚀刻孔，其对应于并且大于第一介电材料层中的所述开口上的每个图案。然后显影第一层介电材料上的暴露图案，其中第一和第二金属层中的开口大于第一介电材料中对应的显影开口。将第二和第三层可光成像介电材料分别施加在第一和第二金属层上，并对其进行光刻图案化和显影以在第二和第三层介电材料中的每一个中提供开口，其中的第一和第三层对应于第一和第二金属层中的每个孔介电材料层和第一和第二金属层中的孔，其中一些终止于下面的金属层。第二和第三介电材料的暴露表面被电路化，并且孔被镀金或填充金属。

5. 发明授权

US06986198B2 Method of forming printed circuit card 失效
标题翻译：形成印刷电路卡的方法
公开(公告)号：US06986198B2
公开(公告)日：2006-01-17
申请号：US10744142
申请日：2003-12-22
申请人： Kenneth Fallon , Miguel A. Jimarez , Ross W. Keesler , John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , Irv Memis , Jim P. Paoletti , Marybeth Perrino , John A. Welsh , William E. Wilson
发明人： Kenneth Fallon , Miguel A. Jimarez , Ross W. Keesler , John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , Irv Memis , Jim P. Paoletti , Marybeth Perrino , John A. Welsh , William E. Wilson
IPC分类号： H05K3/36
CPC分类号： H05K3/445 , H01L23/49827 , H01L23/49833 , H01L23/50 , H01L2924/0002 , H05K1/056 , H05K1/113 , H05K3/0023 , H05K3/0052 , H05K3/0094 , H05K3/06 , H05K3/108 , H05K3/426 , H05K3/429 , H05K3/44 , H05K3/4623 , H05K3/4641 , H05K2201/0919 , H05K2201/09536 , H05K2201/09554 , H05K2201/096 , H05K2201/10734 , H05K2203/0323 , H05K2203/0574 , H05K2203/0733 , H05K2203/1394 , Y10T29/49117 , Y10T29/49126 , Y10T29/49128 , Y10T29/49155 , Y10T29/49156 , Y10T29/49165 , H01L2924/00
摘要： A method of forming a printed circuit card with a metal power plane layer between two photoimageable dielectric layers is provided. Photoformed metal filled vias plated through holes are in the photopatternable material, and signal circuitry is on the surfaces of each of the dielectric materials connected to the vias and plated through holes. A border may be around the card including a metal layer termination in from the edge of one of the dielectric layers. Copper foil with clearance holes is provided. First and second layers of photoimageable curable dielectric material are on opposite sides of the copper. Patterns are developed on the first and second layers of the photoimageable material to reveal the metal layer through vias. Through holes are developed where holes were patterned in both dielectric layers. The surfaces of the photoimageable material, vias and through holes are metallized by copper plating, preferably using photoresist.
摘要翻译：提供了一种在两个可光成像的电介质层之间形成具有金属功率平面层的印刷电路卡的方法。通过孔穿过的光刻金属填充通孔位于光图案化材料中，信号电路位于连接到通孔和电镀通孔的每个介电材料的表面上。边框可以在卡周围，包括从电介质层之一的边缘终止的金属层。提供带有间隙孔的铜箔。第一层和第二层可光成像的可固化电介质材料位于铜的相对两侧。在可光成像材料的第一层和第二层上形成图案以通过通孔显露金属层。开发了通孔，在两个电介质层中对其进行图案化。可光成像材料，通孔和通孔的表面通过镀铜进行金属化，优选使用光致抗蚀剂。

6. 发明申请

US20130033827A1 ELECTRICALLY CONDUCTIVE ADHESIVE (ECA) FOR MULTILAYER DEVICE INTERCONNECTS 有权
标题翻译：用于多层设备互连的电导体粘合剂（ECA）
公开(公告)号：US20130033827A1
公开(公告)日：2013-02-07
申请号：US13198756
申请日：2011-08-05
申请人： Rabindra N. Das , Voya R. Markovich , John M. Lauffer , Roy H. Magnuson , Konstantinos I. Papathomas , Benson Chan
发明人： Rabindra N. Das , Voya R. Markovich , John M. Lauffer , Roy H. Magnuson , Konstantinos I. Papathomas , Benson Chan
IPC分类号： H05K5/00 , H05K1/09 , B23K31/02 , H05K1/00 , H01B1/00 , H01B1/02
CPC分类号： H05K1/0313 , B23K26/382 , B23K26/40 , B23K2101/40 , B23K2103/16 , B23K2103/172 , B23K2103/52 , H01B1/22 , H01L2224/16225 , H01L2224/32245 , H01L2224/73253 , H01L2924/01322 , H01L2924/15311 , H05K1/097 , H05K3/4053 , H05K3/4069 , H05K3/462 , H05K3/4623 , H05K3/4641 , H05K2201/0257 , H05K2201/09536 , H05K2201/0959 , H05K2201/096 , H05K2201/09718 , H05K2201/10378 , H05K2203/0425 , H05K2203/1152 , Y10T29/49128 , Y10T29/49165 , H01L2924/00
摘要： A multilayer capable electrically conductive adhesive (ECA) mixture for connecting multilevel Z-axis interconnects and a method of forming the ECA for connecting multilevel Z-axis interconnects. The multilayer capable ECA contains a mixture of constituent components that allow the paste to be adapted to specific requirements wherein the method of making a circuitized substrate assembly in which two or more subassemblies having potentially disparate coefficients of thermal expansion (CTE) are aligned and Z-axis interconnection are created during bonding. The metallurgies of the conductors, and those of a multilayer capable conductive paste, are effectively mixed and the flowable interim dielectric used between the mating subassemblies flows to engage and surround the conductor coupling.
摘要翻译：用于连接多级Z轴互连的多层导电粘合剂（ECA）混合物和形成连接多级Z轴互连的ECA的方法。具有多层能力的ECA包含允许糊料适应特定要求的组成成分的混合物，其中制造电路化衬底组件的方法，其中具有潜在不同的热膨胀系数（CTE）的两个或更多个子组件对齐，并且Z- 在连接期间创建轴互连。导体的冶金和多层导电浆料的冶金被有效地混合，并且在配合子组件之间使用的可流动的中间电介质流动以接合和围绕导体耦合。

7. 发明授权

US09451693B2 Electrically conductive adhesive (ECA) for multilayer device interconnects 有权
标题翻译：导电胶（ECA）用于多层器件互连
公开(公告)号：US09451693B2
公开(公告)日：2016-09-20
申请号：US13198756
申请日：2011-08-05
申请人： Rabindra N. Das , Voya R. Markovich , John M. Lauffer , Roy H. Magnuson , Konstantinos I. Papathomas , Benson Chan
发明人： Rabindra N. Das , Voya R. Markovich , John M. Lauffer , Roy H. Magnuson , Konstantinos I. Papathomas , Benson Chan
IPC分类号： H05K1/11 , H05K1/03
CPC分类号： H05K1/0313 , B23K26/382 , B23K26/40 , B23K2101/40 , B23K2103/16 , B23K2103/172 , B23K2103/52 , H01B1/22 , H01L2224/16225 , H01L2224/32245 , H01L2224/73253 , H01L2924/01322 , H01L2924/15311 , H05K1/097 , H05K3/4053 , H05K3/4069 , H05K3/462 , H05K3/4623 , H05K3/4641 , H05K2201/0257 , H05K2201/09536 , H05K2201/0959 , H05K2201/096 , H05K2201/09718 , H05K2201/10378 , H05K2203/0425 , H05K2203/1152 , Y10T29/49128 , Y10T29/49165 , H01L2924/00
摘要： A multilayer capable electrically conductive adhesive (ECA) mixture for connecting multilevel Z-axis interconnects and a method of forming the ECA for connecting multilevel Z-axis interconnects. The multilayer capable ECA contains a mixture of constituent components that allow the paste to be adapted to specific requirements wherein the method of making a circuitized substrate assembly in which two or more subassemblies having potentially disparate coefficients of thermal expansion (CTE) are aligned and Z-axis interconnection are created during bonding. The metallurgies of the conductors, and those of a multilayer capable conductive paste, are effectively mixed and the flowable interim dielectric used between the mating subassemblies flows to engage and surround the conductor coupling.
摘要翻译：用于连接多级Z轴互连的多层导电粘合剂（ECA）混合物和形成连接多级Z轴互连的ECA的方法。具有多层能力的ECA包含允许糊料适应特定要求的组成成分的混合物，其中制造电路化衬底组件的方法，其中具有潜在不同的热膨胀系数（CTE）的两个或更多个子组件对齐，并且Z- 在连接期间创建轴互连。导体的冶金和多层导电浆料的冶金被有效地混合，并且在配合子组件之间使用的可流动的中间电介质流动以接合和围绕导体耦合。

8. 发明申请

US20090241332A1 Circuitized substrate and method of making same 审中-公开
标题翻译：电路基板及其制作方法
公开(公告)号：US20090241332A1
公开(公告)日：2009-10-01
申请号：US12078206
申请日：2008-03-28
申请人： John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , James P. Paoletti , Kostas I. Papathomas , Rajinder S. Rai
发明人： John M. Lauffer , Roy H. Magnuson , Voya R. Markovich , James P. Paoletti , Kostas I. Papathomas , Rajinder S. Rai
IPC分类号： H05K3/00
CPC分类号： H05K3/462 , H05K3/0032 , H05K3/4069 , H05K3/4623 , H05K2201/09318 , H05K2201/09536 , H05K2201/0959 , H05K2201/096 , H05K2203/061 , Y10T29/49124
摘要： A circuitized substrate and method of making same in which a first plurality of holes are formed within two bonded dielectric layers and then made conductive, e.g., plated. The substrate also includes third and fourth dielectric layers bonded to the first and second with a plurality of continuous electrically conductive thru holes extending through all four dielectric layers. Conductive paste is positioned within the thru holes for providing electrical connections between desired conductive layers of the substrate and outer layers as well. A circuitized substrate assembly and method of making same are also provided.
摘要翻译：电路化基板及其制造方法，其中第一多个孔形成在两个接合的介电层内，然后导电，例如电镀。衬底还包括通过延伸穿过所有四个电介质层的多个连续导电通孔与第一和第二电极结合的第三和第四电介质层。导电浆料位于通孔内，用于在基板和外层的期望的导电层之间提供电连接。还提供了电路化基板组件及其制造方法。

9. 发明授权

US07442879B2 Circuitized substrate with solder-coated microparticle paste connections, multilayered substrate assembly, electrical assembly and information handling system utilizing same and method of making said substrate 有权
标题翻译：具有焊料涂覆的微粒糊料连接的电路化衬底，多层衬底组件，利用其的电气组件和信息处理系统以及制造所述衬底的方法
公开(公告)号：US07442879B2
公开(公告)日：2008-10-28
申请号：US11244180
申请日：2005-10-06
申请人： Rabindra N. Das , John M. Lauffer , Roy H. Magnuson , Voya R. Markovich
发明人： Rabindra N. Das , John M. Lauffer , Roy H. Magnuson , Voya R. Markovich
IPC分类号： H01R12/04 , H05K1/11
CPC分类号： H05K3/4069 , H05K3/429 , H05K3/4614 , H05K2201/015 , H05K2201/0245 , H05K2201/09536 , H05K2201/096 , H05K2201/10378 , H05K2203/1152
摘要： A circuitized substrate which includes a conductive paste for providing electrical connections. The paste, in one embodiment, includes a binder component and at least one metallic component including microparticles. In another embodiment, the paste includes the binder and a plurality of nano-wires. Selected ones of the microparticles or nano-wires include a layer of solder thereon. A method of making such a substrate is also provided, as are an electrical assembly and information handling system adapter for having such a substrate as part thereof.
摘要翻译：一种电路化基板，包括用于提供电连接的导电浆料。在一个实施方案中，糊状物包含粘合剂组分和至少一种包含微粒的金属组分。在另一个实施方案中，糊状物包括粘合剂和多根纳米线。所选择的微粒或纳米线包括其上的焊料层。还提供了制造这种基板的方法，以及用于将这种基板作为其一部分的电组件和信息处理系统适配器。

10. 发明申请

US20110043987A1 METHOD OF MAKING CIRCUITIZED SUBSTRATE WITH RESISTOR INCLUDING MATERIAL WITH METAL COMPONENT AND ELECTRICAL ASSEMBLY AND INFORMATION HANDLING SYSTEM UTILIZING SAID CIRCUITIZED SUBSTRATE 失效
标题翻译：使用包含金属部件的材料制成电路的电路基板的方法以及利用所述电路基板的电气装置和信息处理系统
公开(公告)号：US20110043987A1
公开(公告)日：2011-02-24
申请号：US12938759
申请日：2010-11-03
申请人： Rabindra N. Das , John M. Lauffer , Voya R. Markovich
发明人： Rabindra N. Das , John M. Lauffer , Voya R. Markovich
IPC分类号： G06F1/16 , H05K7/00 , B82Y30/00
CPC分类号： H05K1/167 , H01G4/206 , H01L2224/16 , H01L2224/16225 , H01L2224/32245 , H01L2224/73253 , H01L2924/00011 , H01L2924/00014 , H01L2924/0102 , H01L2924/01025 , H01L2924/01046 , H01L2924/01057 , H01L2924/01078 , H01L2924/01079 , H01L2924/01087 , H01L2924/15311 , H01L2924/16195 , H01L2924/3011 , H05K1/095 , H05K1/162 , H05K3/0023 , H05K2201/0187 , H05K2201/0209 , H05K2201/0215 , H05K2201/0257 , H05K2203/1453 , Y10T29/49082 , Y10T29/49087 , Y10T29/49089 , Y10T29/49091 , Y10T29/4913 , Y10T29/49155 , Y10T29/49165 , H01L2224/0401
摘要： A method of making a circuitized substrate including a resistor comprised of material which includes a polymer resin and a quantity of nano-powders including a mixture of at least one metal component and at least one ceramic component. The ceramic component may be a ferroelectric ceramic and/or a high surface area ceramic and/or a transparent oxide and/or a dope manganite. Alternatively, the material will include the polymer resin and nano-powders, with the nano-powders comprising at least one metal coated ceramic and/or at least one oxide coated metal component. An electrical assembly (substrate and at least one electrical component) and an information handling system (e.g., personal computer) utilizing such a circuitized substrate are also provided.
摘要翻译：一种制造电路化基板的方法，包括由包括聚合物树脂的材料和包括至少一种金属组分和至少一种陶瓷组分的混合物的纳米粉末的量组成的电阻器。陶瓷部件可以是铁电陶瓷和/或高表面积陶瓷和/或透明氧化物和/或掺杂亚锰酸盐。或者，材料将包括聚合物树脂和纳米粉末，其中纳米粉末包含至少一种金属涂覆的陶瓷和/或至少一种氧化物涂覆的金属组分。还提供了使用这种电路化基板的电气组件（基板和至少一个电气部件）以及信息处理系统（例如，个人计算机）。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式