专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06430678B1 Scoreboard mechanism for serialized string operations utilizing the XER 失效
标题翻译：使用XER的串行字符串操作的记分板机制
公开(公告)号：US06430678B1
公开(公告)日：2002-08-06
申请号：US09363463
申请日：1999-07-29
申请人： James Allan Kahle , Hung Qui Le , Lee Evan Eisen , John Edward Derrick , Robert William Hay
发明人： James Allan Kahle , Hung Qui Le , Lee Evan Eisen , John Edward Derrick , Robert William Hay
IPC分类号： G06F930
CPC分类号： G06F9/30018 , G06F9/3017 , G06F9/325 , G06F9/3836 , G06F9/3838 , G06F9/384 , G06F9/3855 , G06F9/3857 , G06F9/3867
摘要： An XER scoreboard function is provided by utilizing the instruction sequencer unit scoreboard. A scoreboard bit is set if the XER is being used by a previous instruction. If a new instruction is fetched that uses the XER, a dummy read to the XER is generated to test the scoreboard bit to determine if the scoreboard bit is set. If the scoreboard bit is not set when the dummy read is executed, the X-form string proceeds to execution. If the scoreboard bit is set when the dummy is executed, the pipeline is stalled until the scoreboard bit is cleared, and then the X-form string padded with generated padding IOPs (Dummy or NOPs) is executed. After an accessing instruction is executed, the scoreboard bit is cleared.
摘要翻译：通过使用指令排序器单元记分板提供XER记分板功能。如果XER由前一条指令使用，记分板位将被置位。如果获取使用XER的新指令，则生成对XER的虚拟读取以测试记分板位以确定记分板位是否设置。如果执行虚拟读取时记分板位未设置，则X形式的字符串将继续执行。如果在执行虚拟机时设置了记分板位，则流水线停止，直到记分板位被清除，然后执行填充有生成的填充IOP（虚拟或NOP）的X形式字符串。执行访问指令后，记分板位被清除。

2. 发明授权

US06336182B1 System and method for utilizing a conditional split for aligning internal operation (IOPs) for dispatch 有权
标题翻译：利用条件拆分来调整内部操作（IOP）进行调度的系统和方法
公开(公告)号：US06336182B1
公开(公告)日：2002-01-01
申请号：US09263668
申请日：1999-03-05
申请人： John Edward Derrick , Lee Evan Eisen , Paul Joseph Jordan , Robert William Hay
发明人： John Edward Derrick , Lee Evan Eisen , Paul Joseph Jordan , Robert William Hay
IPC分类号： G06F900
CPC分类号： G06F9/382 , G06F9/3017 , G06F9/3836 , G06F9/3838 , G06F9/384 , G06F9/3855 , G06F9/3857
摘要： A method and system for aligning internal operations (IOPs) for dispatch are disclosed. The method and system comprise conditionally asserting a predecode based on a particular dispatch slot that an instruction is going to be placed. The method and system further include using the information related to the predecode to expand an instruction into at least one dummy operation and an IOP operation whenever the instruction would not be supported in the particular dispatch slot.
摘要翻译：公开了一种用于调度内部操作（IOP）的方法和系统。所述方法和系统包括基于将要放置指令的特定分派时隙有条件地断言预解码。所述方法和系统还包括使用与所述预解码有关的信息，以便每当所述指令在所述特定分派时隙中不被支持时，将指令扩展到至少一个虚拟操作和IOP操作。

3. 发明授权

US06662360B1 Method and system for software control of hardware branch prediction mechanism in a data processor 失效
标题翻译：数据处理器中硬件分支预测机制的软件控制方法与系统
公开(公告)号：US06662360B1
公开(公告)日：2003-12-09
申请号：US09407105
申请日：1999-09-27
申请人： Robert William Hay , James Allan Kahle , Brian R. Konigsburg , David Stephen Levitan , Balaram Sinharoy
发明人： Robert William Hay , James Allan Kahle , Brian R. Konigsburg , David Stephen Levitan , Balaram Sinharoy
IPC分类号： G06F944
CPC分类号： G06F9/3846 , G06F9/3848
摘要： A method and system is disclosed for software manipulation of hardware prediction mechanism in a data processor with software prediction. The hardware branch prediction mechanism is enhanced with at least two bits for path prediction. These bits are settable by a software and are capable of overriding the hardware branch prediction mechanism. Branch prediction information is encoded into a branch instruction in the software. This information includes a pre-determined value for each bit. Finally, a branch path of said instruction is predicted based on the value of the bits.
摘要翻译：公开了一种用于软件预测的数据处理器中硬件预测机制的软件操纵的方法和系统。用于路径预测的至少两个比特来增强硬件分支预测机制。这些位可由软件设置，并能够覆盖硬件分支预测机制。分支预测信息被编码成软件中的分支指令。该信息包括每个位的预定值。最后，基于比特的值来预测所述指令的分支路径。

4. 发明授权

US07506331B2 Method and apparatus for determining the profitability of expanding unpipelined instructions 失效
标题翻译：用于确定扩展无通知指令的盈利能力的方法和装置
公开(公告)号：US07506331B2
公开(公告)日：2009-03-17
申请号：US10930042
申请日：2004-08-30
申请人： Roch Georges Archambault , Robert Frederick Enenkel , Robert William Hay , Allan Russell Martin , James Lawrence McInnes , Ronald Ian McIntosh , Mark Peter Mendell
发明人： Roch Georges Archambault , Robert Frederick Enenkel , Robert William Hay , Allan Russell Martin , James Lawrence McInnes , Ronald Ian McIntosh , Mark Peter Mendell
IPC分类号： G06F9/45
CPC分类号： G06F8/443
摘要： A method, apparatus, and computer instructions for processing instructions. A data dependency graph is built. The data dependency graph is analyzed for recurrences, and unpipelined instructions that lie outside of the recurrences are expanded.
摘要翻译：一种用于处理指令的方法，装置和计算机指令。构建数据依赖图。分析数据依赖关系图以进行复现，扩展位于复发之外的无关注指令。

5. 发明授权

US06823447B2 Software hint to improve the branch target prediction accuracy 失效
标题翻译：软件提示提高分支目标预测精度
公开(公告)号：US06823447B2
公开(公告)日：2004-11-23
申请号：US09798166
申请日：2001-03-01
申请人： Robert William Hay , Balaram Sinharoy
发明人： Robert William Hay , Balaram Sinharoy
IPC分类号： G06F900
CPC分类号： G06F9/3806 , G06F9/30054 , G06F9/3846
摘要： A field is defined in branch instructions which is interpreted by software as “Hint” bits and these bits are used to signal the processor of special circumstances that may arise when doing speculative branch instruction execution to enable better branch address prediction accuracy and a reduction in link stack corruption which improves overall execution times. A programmer or compiler determines if a branch instruction usage fits in the context for a Hint action. If so, the compiler or programmer, using assembly/machine language, sets Hint bits in the branch instruction when it is compiled. If the branch is later speculatively executed, the processor decodes the Hint bits and executes and a hardware action corresponding the decode of the Hint bits. These Hints include four specific Hint actions, however, the field reserved for Hint bits is five bit wide reserving up to thirty-two specific Hint cases may be specified. These Hint cases (or Hint bits) may be interpreted differently for each type of branch instruction supported.
摘要翻译：在分支指令中定义了一个字段，由软件将其解释为“提示”位，这些位用于向处理器发出信号，以便在进行推测性分支指令执行时可能出现的特殊情况，以实现更好的分支地址预测精度和减少链路堆栈损坏可以提高整体执行时间。程序员或编译器确定分支指令使用是否符合提示操作的上下文。如果是这样，编译器或程序员使用汇编/机器语言在编译时在转移指令中设置提示位。如果分支稍后被推测执行，则处理器对提示位进行解码并执行和与提示位的解码相对应的硬件动作。这些提示包括四个具体的提示操作，但是，为提示位保留的字段是五位宽保留，最多可以指定三十二个特定的提示情况。对于支持的每种类型的分支指令，可以对这些提示情况（或提示位）进行不同的解释。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式