会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • GaN-based Schottky barrier diode with algan surface layer
    • 具有铝酸盐表面层的GaN基肖特基势垒二极管
    • US09450112B2
    • 2016-09-20
    • US14479634
    • 2014-09-08
    • Avogy, Inc.
    • Richard J. BrownThomas R. PruntyDavid P. BourIsik C. KizilyalliHui NieAndrew P. EdwardsLinda RomanoMadhan Raj
    • H01L29/47H01L29/872H01L29/66H01L21/02H01L29/205H01L29/20
    • H01L29/872H01L21/0254H01L29/2003H01L29/205H01L29/475H01L29/66143
    • A Schottky diode and method of fabricating the Schottky diode using gallium nitride (GaN) materials is disclosed. The method includes providing an n-type GaN substrate having first and second opposing surfaces. The method also includes forming an ohmic metal contact electrically coupled to the first surface, forming an n-type GaN epitaxial layer coupled to the second surface, and forming an n-type aluminum gallium nitride (AlGaN) surface layer coupled to the n-type GaN epitaxial layer. The AlGaN surface layer has a thickness which is less than a critical thickness, and the critical thickness is determined based on an aluminum mole fraction of the AlGaN surface layer. The method also includes forming a Schottky contact electrically coupled to the n-type AlGaN surface layer, where, during operation, an interface between the n-type GaN epitaxial layer and the n-type AlGaN surface layer is substantially free from a two-dimensional electron gas.
    • 公开了肖特基二极管和使用氮化镓(GaN)材料制造肖特基二极管的方法。 该方法包括提供具有第一和第二相对表面的n型GaN衬底。 该方法还包括形成电耦合到第一表面的欧姆金属接触,形成耦合到第二表面的n型GaN外延层,以及形成与n型GaN结合的n型氮化镓铝(AlGaN)表面层 GaN外延层。 AlGaN表面层具有小于临界厚度的厚度,并且基于AlGaN表面层的铝摩尔分数来确定临界厚度。 该方法还包括形成电耦合到n型AlGaN表面层的肖特基接触,其中在操作期间,n型GaN外延层和n型AlGaN表面层之间的界面基本上不含二维 电子气。
    • 3. 发明授权
    • Method of fabricating a gallium nitride merged P-i-N Schottky (MPS) diode
    • 制造氮化镓合并的P-i-N肖特基(MPS)二极管的方法
    • US09171923B2
    • 2015-10-27
    • US14299773
    • 2014-06-09
    • Avogy, Inc.
    • Andrew P. EdwardsHui NieIsik C. KizilyalliLinda RomanoDavid P. BourRichard J. BrownThomas R. Prunty
    • H01L21/04H01L29/66H01L29/47H01L29/868H01L29/872H01L29/20
    • H01L29/66143H01L21/046H01L21/0495H01L29/2003H01L29/47H01L29/475H01L29/868H01L29/872
    • A semiconductor structure includes a III-nitride substrate with a first side and a second side opposing the first side. The III-nitride substrate is characterized by a first conductivity type and a first dopant concentration. The semiconductor structure also includes a III-nitride epitaxial structure including a first III-nitride epitaxial layer coupled to the first side of the III-nitride substrate and a plurality of III-nitride regions of a second conductivity type. The plurality of III-nitride regions have at least one III-nitride epitaxial region of the first conductivity type between each of the plurality of III-nitride regions. The semiconductor structure further includes a first metallic structure electrically coupled to one or more of the plurality of III-nitride regions and the at least one III-nitride epitaxial region. A Schottky contact is created between the first metallic structure and the at least one III-nitride epitaxial region.
    • 半导体结构包括具有第一侧和与第一侧相对的第二侧的III族氮化物衬底。 III族氮化物衬底的特征在于第一导电类型和第一掺杂剂浓度。 半导体结构还包括III族氮化物外延结构,其包括耦合到III族氮化物衬底的第一侧的第一III族氮化物外延层和多个第二导电类型的III族氮化物区域。 多个III族氮化物区域在多个III族氮化物区域中的每一个之间具有至少一个第一导电类型的III族氮化物外延区域。 半导体结构还包括电耦合到多个III族氮化物区域和至少一个III族氮化物外延区域中的一个或多个的第一金属结构。 在第一金属结构和至少一个III族氮化物外延区之间产生肖特基接触。
    • 6. 发明申请
    • METHOD AND SYSTEM FOR A GAN VERTICAL JFET UTILIZING A REGROWN CHANNEL
    • 用于使用注册通道的GAN垂直JFET的方法和系统
    • US20150132899A1
    • 2015-05-14
    • US14604600
    • 2015-01-23
    • Avogy, Inc.
    • Isik C. KizilyalliHui NieAndrew P. EdwardsLinda RomanoDavid P. BourRichard J. BrownThomas R. Prunty
    • H01L29/66
    • H01L29/66909H01L21/8252H01L27/0605H01L29/1066H01L29/2003H01L29/66446H01L29/66924H01L29/8083
    • A vertical III-nitride field effect transistor includes a drain comprising a first III-nitride material, a drain contact electrically coupled to the drain, and a drift region comprising a second III-nitride material coupled to the drain. The field effect transistor also includes a channel region comprising a third III-nitride material coupled to the drain and disposed adjacent to the drain along a vertical direction, a gate region at least partially surrounding the channel region, having a first surface coupled to the drift region and a second surface on a side of the gate region opposing the first surface, and a gate contact electrically coupled to the gate region. The field effect transistor further includes a source coupled to the channel region and a source contact electrically coupled to the source. The channel region is disposed between the drain and the source along the vertical direction such that current flow during operation of the vertical III-nitride field effect transistor is along the vertical direction, and the channel region extends along at least a portion of the second surface of the gate region.
    • 垂直III族氮化物场效应晶体管包括:包含第一III族氮化物材料的漏极,与漏极电耦合的漏极接触点,以及包括耦合到漏极的第二III族氮化物材料的漂移区域。 场效应晶体管还包括沟道区,该沟道区包括耦合到漏极并沿着垂直方向邻近漏极设置的第三III族氮化物材料,至少部分围绕沟道区的栅极区,具有耦合到漂移的第一表面 区域和与栅极区域相对的栅极区域的一侧上的第二表面,以及电连接到栅极区域的栅极接触。 场效应晶体管还包括耦合到沟道区的源极和电耦合到源极的源极接触。 沟道区域沿着垂直方向设置在漏极和源极之间,使得在垂直III族氮化物场效应晶体管的操作期间的电流沿着垂直方向,并且沟道区域沿着第二表面的至少一部分延伸 的门区域。