会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Wave generation circuit for reading ROM data and generating wave signals
and flat matrix display apparatus using the same circuit
    • 用于读取ROM数据并产生波信号的波生成电路和使用相同电路的平面矩阵显示装置
    • US6052105A
    • 2000-04-18
    • US869227
    • 1997-06-04
    • Akira YamamotoMasaya TajimaToshio UedaHirohito KuriyamaKatsuhiro IshidaYoshikazu Kanazawa
    • Akira YamamotoMasaya TajimaToshio UedaHirohito KuriyamaKatsuhiro IshidaYoshikazu Kanazawa
    • G09F9/313G09G3/20G09G3/288G09G3/291G09G3/296G09G3/298G09G5/20H03B28/00G09G3/28G09C5/00G09G3/36
    • G09G3/2022G09G5/20G09G3/296
    • A wave generation circuit is disclosed, in which a complex waveform can be generated without increasing the ROM data amount or increasing the reading rate. Waveform data relating to a waveform and the generation thereof are stored in a ROM for each cycle. An address signal for reading the waveform data sequentially is produced sequentially by an address generation circuit. The waveform data read out are sequentially reproduced into a waveform signal by a waveform data output circuit. In a wave generating circuit including the ROM and the address generation circuit, the waveform data includes the extension information instructing to extend and reproduce the waveform data for a particular cycle. An extension and control circuit included in the wave generation circuit decides on the presence or absence of the extension information from the read waveform data, and in the presence of the extension information, controls the waveform data output circuit to maintain the output of a corresponding waveform signal while at the same time controlling the address generation circuit to retard the generation of the address signal. The wave generation circuit can generate a single waveform data in an extended form according to the extension information when the same data continues for a plurality of cycles, thereby reducing the waveform data amount and the ROM capacity.
    • 公开了一种波生成电路,其中可以在不增加ROM数据量或增加读取速率的情况下生成复杂波形。 与波形有关的波形数据及其生成存储在每个周期的ROM中。 用地址产生电路依次产生用于顺序读取波形数据的地址信号。 读出的波形数据通过波形数据输出电路顺序再现成波形信号。 在包括ROM和地址生成电路的波形发生电路中,波形数据包括指示在特定周期中扩展和再现波形数据的扩展信息。 包括在波形生成电路中的扩展和控制电路根据读取的波形数据确定扩展信息的存在或不存在,并且在扩展信息的存在下,控制波形数据输出电路以维持相应波形的输出 同时控制地址生成电路来延迟地址信号的产生。 当相同的数据持续多个周期时,波形发生电路可以根据扩展信息以扩展形式生成单个波形数据,从而减少波形数据量和ROM容量。
    • 8. 发明授权
    • Display device and method for driving the same
    • 显示装置及其驱动方法
    • US5818419A
    • 1998-10-06
    • US654261
    • 1996-05-28
    • Masaya TajimaToshio UedaHirohito KuriyamaKatsuhiro IshidaAkira Yamamoto
    • Masaya TajimaToshio UedaHirohito KuriyamaKatsuhiro IshidaAkira Yamamoto
    • G09G3/20G09G3/28G09G5/00G09G5/393G09G5/10
    • G09G3/2059G09G3/2033G09G5/005G09G2320/0247G09G2320/0266G09G2340/0428G09G3/2803G09G5/006G09G5/393
    • A display device, for displaying a multiple-level gray scale picture through a frame having a plurality of sub-frames which are time-divided in accordance with weight value of gray scale for each sub-frame, comprises sub-frame selection circuit, being supplied with an vertical synchronization signal, for selecting the number of the sub-frames which can be displayed within the period for the single frame in accordance with the frequency of the vertical synchronization signal, and for providing a sub-frame selection signal corresponding to the number of the sub-frames; and display control circuit, operatively connected to the sub-frame selection circuit, for receiving the sub-frame selection signal and an input display data signal and for controlling said display of the multi-level gray scale picture in accordance with the selected number of the sub-frames. When the frequency of Vsync. is varied, the optimal number of the subframes are selected so that a number of sustain pulse, conversion table for pseudo-multiple-level gray scale conversion and for duplicated subframe conversion are properly selected.
    • 一种显示装置,用于通过具有根据每个子帧的灰度的权重值被时分的多个子帧的帧来显示多级灰度图像,包括子帧选择电路, 被提供有垂直同步信号,用于根据垂直同步信号的频率来选择可在单帧的周期内显示的子帧的数量,并且提供与该垂直同步信号对应的子帧选择信号 子帧数; 以及可操作地连接到子帧选择电路的显示控制电路,用于接收子帧选择信号和输入显示数据信号,并且用于根据所选择的数量来控制多级灰度图像的显示 子框架 当Vsync的频率。 选择最佳数量的子帧,从而适当地选择用于伪多级灰阶转换和复制子帧转换的维持脉冲,转换表的数量。