专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08335861B2 Method and system for processing correction field information 有权
标题翻译：处理校正字段信息的方法和系统
公开(公告)号：US08335861B2
公开(公告)日：2012-12-18
申请号：US12969823
申请日：2010-12-16
申请人： Wenhua Sun , Xiaobo Wang , Bingbo Li , Wenguang Xu , Shengbing Yang , Youhao Deng , Jihui Wang
发明人： Wenhua Sun , Xiaobo Wang , Bingbo Li , Wenguang Xu , Shengbing Yang , Youhao Deng , Jihui Wang
IPC分类号： G06F15/16 , H04J3/06 , H04L12/43
CPC分类号： H04J3/0673 , H04J3/0667
摘要： A method and system for processing correction field information are provided. The method includes: receiving a packet, and obtaining a first correction value carried by the packet; obtaining first time information and second time information; obtaining a second correction value according to the first correction value and the first time information; setting the second correction value in the packet; setting the second time information in the packet; obtaining third time information and fourth time information; obtaining a third correction value according to the second correction value, the second time information, the third time information, and the fourth time information; and setting the third correction value in the packet. The processing of the time information and the processing of the correction field information are performed with a set of processing mechanism, and the implementation is simpler.
摘要翻译：提供了一种用于处理校正字段信息的方法和系统。该方法包括：接收分组，并获得分组携带的第一校正值; 获取第一时间信息和第二时间信息; 根据第一校正值和第一时间信息获得第二校正值; 设置分组中的第二校正值; 设置分组中的第二时间信息; 获得第三次信息和第四次信息; 根据第二校正值，第二时间信息，第三时间信息和第四时间信息获得第三校正值; 并且在分组中设置第三校正值。利用一组处理机构执行时间信息的处理和校正字段信息的处理，并且实现更简单。

2. 发明授权

US07924887B2 Method and device for improving clock stability 有权
标题翻译：提高时钟稳定性的方法和装置
公开(公告)号：US07924887B2
公开(公告)日：2011-04-12
申请号：US12938123
申请日：2010-11-02
申请人： Wenhua Sun , Xiaobo Wang , Jihui Wang , Wenguang Xu , Shengbing Yang , Youhao Deng , Bingbo Li
发明人： Wenhua Sun , Xiaobo Wang , Jihui Wang , Wenguang Xu , Shengbing Yang , Youhao Deng , Bingbo Li
IPC分类号： H04J3/06
CPC分类号： H04J3/0664 , H04J3/14 , H04L43/106
摘要： A method and device for improving clock stability are provided. The method includes: determining whether a difference between a current sender timestamp (ST) and a current receiver timestamp (RT) is a mutated value; pre-processing the ST and RT, if the difference between the ST and RT is a mutated value; acquiring a service clock according to the pre-processed ST and RT; and sending time division multiplex (TDM) data according to the service clock. Through the embodiments of the present disclosure, a packet delay variance (PDV) may be smoothed, the impairment of the PDV on clock recovery may be reduced, the quality of the clock recovery may be improved, and the problem of clock synchronization may be solved through the mutation processing on the timestamps.
摘要翻译：提供了一种用于提高时钟稳定性的方法和装置。该方法包括：确定当前发送者时间戳（ST）和当前接收者时间戳（RT）之间的差异是否是突变值; 如果ST和RT之间的差异是突变值，则预处理ST和RT; 根据预处理的ST和RT获取服务时钟; 并根据服务时钟发送时分复用（TDM）数据。通过本公开的实施例，可以平滑分组延迟方差（PDV），可以减少时钟恢复上的PDV的损耗，可以提高时钟恢复的质量，并且可以解决时钟同步的问题通过对时间戳的突变处理。

3. 发明申请

US20100098111A1 METHOD AND SYSTEM FOR PRECISE-CLOCK SYNCHRONIZATION, AND DEVICE FOR PRECISE-CLOCK FREQUENCY/TIME SYNCHRONIZATION 审中-公开
标题翻译：用于精密时钟同步的方法和系统，以及用于精确时钟频率/时间同步的装置
公开(公告)号：US20100098111A1
公开(公告)日：2010-04-22
申请号：US12582002
申请日：2009-10-20
申请人： Wenhua SUN , Xiaobo WANG , Jihui WANG , Wenguang XU , Shengbing YANG , Youhao DENG , Bingbo LI
发明人： Wenhua SUN , Xiaobo WANG , Jihui WANG , Wenguang XU , Shengbing YANG , Youhao DENG , Bingbo LI
IPC分类号： H04J3/06
CPC分类号： H04J3/0667 , H03L7/0807 , H04L43/0858 , H04L43/106
摘要： A precise-clock synchronization method and system and a precise-clock frequency/time synchronization device are provided. In the embodiments of the present invention, two time stamp engines are provided at a slave clock side. A relative time stamp engine provides a relative arrival time stamp. An absolute time stamp engine provides an absolute arrival time stamp. The frequency/time synchronization is calculated by using different time stamps obtained from different time stamp engines, so the frequency synchronization and time synchronization of master clock and the slave clock may be separately accomplished, and one synchronization function may be enabled or disabled. Therefore, the frequency synchronization and time synchronization of the master clock and the slave clock do not interfere with each other, thus greatly reducing the occupied link bandwidth resources.
摘要翻译：提供精确时钟同步方法和系统以及精确时钟频率/时间同步装置。在本发明的实施例中，在从时钟侧提供两个时间戳引擎。相对时间戳引擎提供相对到达时间戳。绝对时间戳引擎提供绝对到达时间戳。通过使用从不同的时间戳引擎获得的不同的时间戳计算频率/时间同步，因此可以分别实现主时钟和从时钟的频率同步和时间同步，并且可以启用或禁用一个同步功能。因此，主时钟和从时钟的频率同步和时间同步不会相互干扰，从而大大减少了占用的链路带宽资源。

4. 发明申请

US20120263195A1 TIME SYNCHRONIZATION METHOD, DEVICE AND SYSTEM 有权
标题翻译：时间同步方法，设备和系统
公开(公告)号：US20120263195A1
公开(公告)日：2012-10-18
申请号：US13531789
申请日：2012-06-25
申请人： Bingbo LI , Long Jiang , Wenguang Xu , Wenhua Sun , Yuanxin Xu , Shumin Chen , Yang Wang , Chuangang Wang
发明人： Bingbo LI , Long Jiang , Wenguang Xu , Wenhua Sun , Yuanxin Xu , Shumin Chen , Yang Wang , Chuangang Wang
IPC分类号： H04J3/06
CPC分类号： H04J3/0638 , G04C11/00 , G04G7/00 , G04G7/02 , H04J3/0667 , H04M11/062 , H04Q2213/13039
摘要： A time synchronization method includes: after sending a synchronization message to the opposite end, sending a following message where an ending time for sending the synchronization message is recorded; receiving a delay request message sent by the opposite end, and sending a delay response message where the initial time for receiving the delay request message is recorded; receiving the synchronization message and the following message, and recording the initial time for receiving the synchronization message and the ending time recorded in the following message for sending the synchronization message; sending a delay request message, and recording an ending time for sending the delay request message; receiving a delay response message, and recording an initial time recorded in the delay response message for the opposite end to receive the delay request message; calculating the time offset value between the two ends, and completing time synchronization.
摘要翻译：时间同步方法包括：在向对端发送同步消息之后，发送下一个消息，其中记录用于发送同步消息的结束时间; 接收相对端发送的延迟请求消息，并发送延迟响应消息，其中记录用于接收延迟请求消息的初始时间; 接收同步消息和以下消息，并且记录用于接收同步消息的初始时间和记录在下一消息中的结束时间，用于发送同步消息; 发送延迟请求消息，并记录用于发送延迟请求消息的结束时间; 接收延迟响应消息，并记录记录在相对端的延迟响应消息中的初始时间以接收延迟请求消息; 计算两端之间的时间偏移值，并完成时间同步。

5. 发明申请

US20100067552A1 METHOD AND DEVICE FOR IMPROVING CLOCK STABILITY 审中-公开
标题翻译：提高时钟稳定性的方法和装置
公开(公告)号：US20100067552A1
公开(公告)日：2010-03-18
申请号：US12501861
申请日：2009-07-13
申请人： Wenhua SUN , Xiaobo Wang , Jihui Wang , Wenguang Xu , Shenghing Yang , Youhao Deng , Bingbo Li
发明人： Wenhua SUN , Xiaobo Wang , Jihui Wang , Wenguang Xu , Shenghing Yang , Youhao Deng , Bingbo Li
IPC分类号： H04J3/00
CPC分类号： H04J3/0664 , H04J3/14 , H04L43/106
摘要： A method and device for improving clock stability are provided. The method includes: determining whether a difference between a current sender timestamp (ST) and a current receiver timestamp (RT) is a mutated value; pre-processing the ST and RT, if the difference between the ST and RT is a mutated value; acquiring a service clock according to the pre-processed ST and RT; and sending time division multiplex (TDM) data according to the service clock.. Through the embodiments of the present disclosure, a packet delay variance (PDV) may be smoothed, the impairment of the PDV on clock recovery may be reduced, the quality of the clock recovery may be improved, and the problem of clock synchronization may be solved through the mutation processing on the timestamps.
摘要翻译：提供了一种用于提高时钟稳定性的方法和装置。该方法包括：确定当前发送者时间戳（ST）和当前接收者时间戳（RT）之间的差异是否是突变值; 如果ST和RT之间的差异是突变值，则预处理ST和RT; 根据预处理的ST和RT获取服务时钟; 并根据业务时钟发送时分复用（TDM）数据。通过本公开的实施例，可以平滑分组延迟方差（PDV），可以减少时钟恢复上的PDV的损耗，可以提高时钟恢复，并且时间同步的问题可以通过对时间戳的突变处理来解决。

6. 发明申请

US20120263220A1 METHOD, DEVICE AND SYSTEM FOR CLOCK SYNCHRONIZATION 审中-公开
标题翻译：用于时钟同步的方法，装置和系统
公开(公告)号：US20120263220A1
公开(公告)日：2012-10-18
申请号：US13532101
申请日：2012-06-25
申请人： Bingbo Li , Long Jiang , Wenguang Xu , Wenhua Sun , Yuanxin Xu , Shumin Chen , Yang Wang , Yunfeng Liu
发明人： Bingbo Li , Long Jiang , Wenguang Xu , Wenhua Sun , Yuanxin Xu , Shumin Chen , Yang Wang , Yunfeng Liu
IPC分类号： H04L7/00 , H04B17/00
CPC分类号： H04W56/00 , H04J3/0667
摘要： A method, a device and a system for clock synchronization are provided. The method includes: under a first transfer mode, generating a first receiving timestamp by using a first link, and acquiring a first transmitting timestamp of a master clock device; under a second transfer mode, generating a second transmitting timestamp by using the first link, and acquiring a second receiving timestamp of the master clock device; and acquiring a time difference to the master clock device according to the first receiving timestamp, the first transmitting timestamp, the second transmitting timestamp and the second receiving timestamp, and realizing a clock synchronization with the master clock device by using the time difference. A slave clock device and a master clock device are provided in the embodiments of the present invention, as well as a system for clock synchronization.
摘要翻译：提供了一种用于时钟同步的方法，装置和系统。该方法包括：在第一传送模式下，通过使用第一链路产生第一接收时间戳并获取主时钟设备的第一发送时间戳; 在第二传送模式下，通过使用第一链路产生第二发送时间戳，并获取主时钟设备的第二接收时间戳; 以及根据所述第一接收时间戳，所述第一发送时间戳，所述第二发送时间戳和所述第二接收时间戳获取与所述主时钟装置的时差，并且通过使用所述时间差来实现与所述主时钟装置的时钟同步。在本发明的实施例中提供从时钟装置和主时钟装置，以及用于时钟同步的系统。

7. 发明申请

US20110087803A1 METHOD AND SYSTEM FOR PROCESSING CORRECTION FIELD INFORMATION 有权
标题翻译：用于处理校正场信息的方法和系统
公开(公告)号：US20110087803A1
公开(公告)日：2011-04-14
申请号：US12969823
申请日：2010-12-16
申请人： Wenhua SUN , Xiaobo WANG , Bingbo LI , Wenguang XU , Shengbing YANG , Youhao DENG , Jihui WANG
发明人： Wenhua SUN , Xiaobo WANG , Bingbo LI , Wenguang XU , Shengbing YANG , Youhao DENG , Jihui WANG
IPC分类号： G06F15/16
CPC分类号： H04J3/0673 , H04J3/0667
摘要： A method and system for processing correction field information are provided. The method includes: receiving a packet, and obtaining a first correction value carried by the packet; obtaining first time information and second time information; obtaining a second correction value according to the first correction value and the first time information; setting the second correction value in the packet; setting the second time information in the packet; obtaining third time information and fourth time information; obtaining a third correction value according to the second correction value, the second time information, the third time information, and the fourth time information; and setting the third correction value in the packet. The processing of the time information and the processing of the correction field information are performed with a set of processing mechanism, and the implementation is simpler.
摘要翻译：提供了一种用于处理校正字段信息的方法和系统。该方法包括：接收分组，并获得分组携带的第一校正值; 获取第一时间信息和第二时间信息; 根据第一校正值和第一时间信息获得第二校正值; 设置分组中的第二校正值; 设置分组中的第二时间信息; 获得第三次信息和第四次信息; 根据第二校正值，第二时间信息，第三时间信息和第四时间信息获得第三校正值; 并且在分组中设置第三校正值。利用一组处理机构执行时间信息的处理和校正字段信息的处理，并且实现更简单。

8. 发明申请

US20110019699A1 Method and System for Precise-Clock Synchronization, and Device for Precise-Clock Frequency/Time Synchronization 有权
标题翻译：精确时钟同步的方法和系统以及精确时钟频率/时间同步的设备
公开(公告)号：US20110019699A1
公开(公告)日：2011-01-27
申请号：US12904754
申请日：2010-10-14
申请人： Wenhua SUN , Xiaobo WANG , Jihui WANG , Wenguang XU , Shengbing YANG , Youhao DENG , Bingbo LI
发明人： Wenhua SUN , Xiaobo WANG , Jihui WANG , Wenguang XU , Shengbing YANG , Youhao DENG , Bingbo LI
IPC分类号： H04J3/06
CPC分类号： H04J3/0667 , H03L7/0807 , H04L43/0858 , H04L43/106
摘要： A precise-clock synchronization method and system and a precise-clock frequency/time synchronization device are provided. In the embodiments of the present invention, two time stamp engines are provided at a slave clock side. A relative time stamp engine provides a relative arrival time stamp. An absolute time stamp engine provides an absolute arrival time stamp. The frequency/time synchronization is calculated by using different time stamps obtained from different time stamp engines, so the frequency synchronization and time synchronization of the master clock and the slave clock may be separately accomplished, and one synchronization function may be enabled or disabled. Therefore, the frequency synchronization and time synchronization of the master clock and the slave clock do not interfere with each other, thus greatly reducing the occupied link bandwidth resources.
摘要翻译：提供精确时钟同步方法和系统以及精确时钟频率/时间同步装置。在本发明的实施例中，在从时钟侧提供两个时间戳引擎。相对时间戳引擎提供相对到达时间戳。绝对时间戳引擎提供绝对到达时间戳。通过使用从不同的时间戳引擎获得的不同的时间标记来计算频率/时间同步，因此可以分别实现主时钟和从时钟的频率同步和时间同步，并且可以启用或禁用一个同步功能。因此，主时钟和从时钟的频率同步和时间同步不会相互干扰，从而大大减少了占用的链路带宽资源。

9. 发明授权

US08923346B2 Time synchronization method, device and system 有权
标题翻译：时间同步方法，设备和系统
公开(公告)号：US08923346B2
公开(公告)日：2014-12-30
申请号：US13531789
申请日：2012-06-25
申请人： Bingbo Li , Long Jiang , Wenguang Xu , Wenhua Sun , Yuanxin Xu , Shumin Chen , Yang Wang , Chuangang Wang
发明人： Bingbo Li , Long Jiang , Wenguang Xu , Wenhua Sun , Yuanxin Xu , Shumin Chen , Yang Wang , Chuangang Wang
IPC分类号： H04J3/06 , G04G7/00 , G04C11/00 , H04M11/06
CPC分类号： H04J3/0638 , G04C11/00 , G04G7/00 , G04G7/02 , H04J3/0667 , H04M11/062 , H04Q2213/13039
摘要： A time synchronization method includes: after sending a synchronization message to the opposite end, sending a following message where an ending time for sending the synchronization message is recorded; receiving a delay request message sent by the opposite end, and sending a delay response message where the initial time for receiving the delay request message is recorded; receiving the synchronization message and the following message, and recording the initial time for receiving the synchronization message and the ending time recorded in the following message for sending the synchronization message; sending a delay request message, and recording an ending time for sending the delay request message; receiving a delay response message, and recording an initial time recorded in the delay response message for the opposite end to receive the delay request message; calculating the time offset value between the two ends, and completing time synchronization.
摘要翻译：时间同步方法包括：在向对端发送同步消息之后，发送下一个消息，其中记录用于发送同步消息的结束时间; 接收相对端发送的延迟请求消息，并发送延迟响应消息，其中记录用于接收延迟请求消息的初始时间; 接收同步消息和以下消息，并且记录用于接收同步消息的初始时间和记录在下一消息中的结束时间，用于发送同步消息; 发送延迟请求消息，并记录用于发送延迟请求消息的结束时间; 接收延迟响应消息，并记录记录在相对端的延迟响应消息中的初始时间以接收延迟请求消息; 计算两端之间的时间偏移值，并完成时间同步。

10. 发明授权

US07916758B2 Method and system for precise-clock synchronization, and device for precise-clock frequency/time synchronization 有权
标题翻译：精确时钟同步的方法和系统，以及用于精确时钟频率/时间同步的设备
公开(公告)号：US07916758B2
公开(公告)日：2011-03-29
申请号：US12904754
申请日：2010-10-14
申请人： Wenhua Sun , Xiaobo Wang , Jihui Wang , Wenguang Xu , Shengbing Yang , Youhao Deng , Bingbo Li
发明人： Wenhua Sun , Xiaobo Wang , Jihui Wang , Wenguang Xu , Shengbing Yang , Youhao Deng , Bingbo Li
IPC分类号： H04J3/06
CPC分类号： H04J3/0667 , H03L7/0807 , H04L43/0858 , H04L43/106
摘要： A precise-clock synchronization method and system and a precise-clock frequency/time synchronization device are provided. In the embodiments of the present invention, two time stamp engines are provided at a slave clock side. A relative time stamp engine provides a relative arrival time stamp. An absolute time stamp engine provides an absolute arrival time stamp. The frequency/time synchronization is calculated by using different time stamps obtained from different time stamp engines, so the frequency synchronization and time synchronization of the master clock and the slave clock may be separately accomplished, and one synchronization function may be enabled or disabled. Therefore, the frequency synchronization and time synchronization of the master clock and the slave clock do not interfere with each other, thus greatly reducing the occupied link bandwidth resources.
摘要翻译：提供精确时钟同步方法和系统以及精确时钟频率/时间同步装置。在本发明的实施例中，在从时钟侧提供两个时间戳引擎。相对时间戳引擎提供相对到达时间戳。绝对时间戳引擎提供绝对到达时间戳。通过使用从不同的时间戳引擎获得的不同的时间标记来计算频率/时间同步，因此可以分别实现主时钟和从时钟的频率同步和时间同步，并且可以启用或禁用一个同步功能。因此，主时钟和从时钟的频率同步和时间同步不会相互干扰，从而大大减少了占用的链路带宽资源。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式