会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • FIR decimation filter and method
    • FIR抽取滤波器和方法
    • US06427158B1
    • 2002-07-30
    • US09737150
    • 2000-12-14
    • Binan WangSouichirou Ishizuka
    • Binan WangSouichirou Ishizuka
    • G06F1717
    • H03H17/0664
    • An FIR decimation filter includes the a shift register (51) including M flip-flops arranged in M/R rows (52, 54, 56, 58) of R bits each, wherein M/R is an integer and R is the decimation ratio of the FIR decimation filter. The shift register has an input for receiving serial digital input information. Half of the rows are sequentially arranged in an upper section and the other half of the rows are arranged sequentially in a lower section. Each row has a left tap and a right tap. The shift register includes a bidirectional shift register in the top row of the lower section. A control circuit (70) controls shifting operations which each shift input data and data present in the shift register (51) by R bits so as to load a new group of R bits into each row. M/(2R) pre-adders (57, 59) each have first and second inputs connected to the right tap points of symmetrically opposite rows of the upper section and lower section, respectively and arithmetic circuit (60,62) is coupled to receive output information from the pre-adders and effectively multiplying the output information by the coefficient information. An accumulator circuit (74) is coupled to accumulate information from an output of the arithmetic circuit and output the accumulated information as a filtered, decimated representation of the serial digital input information.
    • 一个FIR抽取滤波器包括一个移位寄存器(51),它包括以每个R位M / R行(52,54,56,58)排列的M个触发器,其中M / R是整数,R是抽取比 的FIR抽取滤波器。 移位寄存器具有用于接收串行数字输入信息的输入。 行中的一半依次排列在上部,而另一半行依次排列在下部。 每排都有一个左水龙头和一个右水龙头。 移位寄存器包括在下部的顶行中的双向移位寄存器。 控制电路(70)控制移位操作,每个移位操作将移位寄存器(51)中存在的输入数据和数据移位R位,以便将新的R位组加载到每一行中。 M /(2R)预加载器(57,59)分别具有连接到上部和下部的对称相对行的右抽头点的第一和第二输入端,运算电路(60,62)被耦合以接收 输出来自预加法器的信息,并将输出信息有效地乘以系数信息。 耦合累加器电路(74)以从运算电路的输出累积信息,并输出累积的信息作为串行数字输入信息的滤波抽取表示。