专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US12099881B2 Blockchain server computing capability allocation method and system 有权
公开(公告)号：US12099881B2
公开(公告)日：2024-09-24
申请号：US17677536
申请日：2022-02-22
申请人： Liang Lu
发明人： Liang Lu
IPC分类号： G06F3/00 , G06F9/48 , G06F9/50
CPC分类号： G06F9/5044 , G06F9/4881
摘要： The method includes: acquiring, by a computing scheduling module, first sub-account information sent by a blockchain computing distribution module, wherein the blockchain computing distribution module includes a plurality of sub-accounts; scheduling, by the computing scheduling module, the blockchain server to provide computing capability for a first sub-account according to the first sub-account information: determining an up-to-standard result of the computing capability of the first sub-account, and feeding back the up-to-standard result to the computing scheduling module by the blockchain computing distribution module: scheduling the blockchain server to provide computing capability for a second sub-account when the computing scheduling module determines that the computing capability of the first sub-account is up to standard according to the up-to-standard result: or scheduling, by the computing scheduling module, and repeating the above steps until the computing capability of all sub-accounts is up to standard.

2. 发明授权

US09416459B2 Electrical chemical plating process 有权
标题翻译：电化学镀工艺
公开(公告)号：US09416459B2
公开(公告)日：2016-08-16
申请号：US13154420
申请日：2011-06-06
申请人： Chun-Ling Lin , Yen-Liang Lu , Chi-Mao Hsu , Chin-Fu Lin , Chun-Hung Chen , Tsun-Min Cheng , Chi-Ray Tsai
发明人： Chun-Ling Lin , Yen-Liang Lu , Chi-Mao Hsu , Chin-Fu Lin , Chun-Hung Chen , Tsun-Min Cheng , Chi-Ray Tsai
IPC分类号： C25D5/00 , C25D7/12
CPC分类号： C25D5/54 , C25D3/38 , C25D5/00 , C25D5/10 , C25D7/123 , H01L21/2885 , H01L21/76879
摘要： An electrical chemical plating process is provided. A semiconductor structure is provided in an electrical plating platform. A pre-electrical-plating step is performed wherein the pre-electrical-plating step is carried out under a fixed voltage environment and lasts for 0.2 to 0.5 seconds after the current is above the threshold current of the electrical plating platform. After the pre-electrical-plating step, a first electrical plating step is performed on the semiconductor structure.
摘要翻译：提供电化学镀工艺。半导体结构设置在电镀平台中。进行预电镀步骤，其中预电镀步骤在固定电压环境下进行，并且在电流高于电镀平台的阈值电流之后持续0.2至0.5秒。在预电镀步骤之后，对半导体结构进行第一电镀步骤。

3. 发明授权

US09190261B2 Layer alignment in FinFET fabrication 有权
标题翻译： FinFET制造中的层对准
公开(公告)号：US09190261B2
公开(公告)日：2015-11-17
申请号：US13217702
申请日：2011-08-25
申请人： Ming-Feng Shieh , Kuei-Liang Lu
发明人： Ming-Feng Shieh , Kuei-Liang Lu
IPC分类号： H01L21/02 , H01L21/84 , H01L21/8234 , H01L21/308 , H01L23/544
CPC分类号： H01L21/02002 , H01L21/3086 , H01L21/823431 , H01L21/845 , H01L23/544 , H01L2223/54426 , H01L2223/54453 , H01L2924/0002 , H01L2924/00
摘要： Methods for aligning layers more accurately for FinFETs fabrication. An embodiment of the method, comprises: forming a plurality of dummy line features and a plurality of spacer elements according to a first pattern; removing portions of the plurality of spacer elements and portions of the plurality of dummy line features according to a second pattern; defining a reference area by removing some unwanted spacer elements according to a third pattern; aligning a front-end-of-line (FEOL) layer in X direction with the reference area defined by the third pattern; and aligning the FEOL layer in Y direction with the plurality of spacer elements defined by the first pattern. The reference area may be an active area or an alignment mask. The plurality of dummy line features and the plurality of spacer elements are formed on a substrate. The FEOL layer may be a poly layer or a shield layer.
摘要翻译： FinFET制造更准确地对准层的方法。该方法的一个实施例包括：根据第一图案形成多个假线特征和多个间隔元件; 根据第二图案去除多个间隔元件的部分和多个虚拟线特征的部分; 通过根据第三图案去除一些不需要的隔离元件来限定参考区域; 将X方向上的前端（FEOL）层与由第三图案定义的参考区对齐; 并且将Y轴方向上的FEOL层与由第一图案限定的多个间隔元件对准。参考区域可以是有源区域或对准掩模。多个虚线特征和多个间隔元件形成在基板上。 FEOL层可以是多层或屏蔽层。

4. 发明授权

US09101632B2 Kinase inhibitors, prodrug forms thereof and their use in therapy 有权
标题翻译：激酶抑制剂，其前药形式及其在治疗中的用途
公开(公告)号：US09101632B2
公开(公告)日：2015-08-11
申请号：US13390398
申请日：2010-09-02
申请人： Jeffrey Bruce Smaill , Adam Vorn Patterson , Guo-Liang Lu , Ho Huat Lee , Amir Ashoorzadeh , Robert Forbes Anderson , William Robert Wilson , William Alexander Denny , Huai-Ling Annie Hsu , Andrej Maroz , Stephen Michael Frazer Jamieson , Alexandra Marie Mowday , Kendall Marie Carlin
发明人： Jeffrey Bruce Smaill , Adam Vorn Patterson , Guo-Liang Lu , Ho Huat Lee , Amir Ashoorzadeh , Robert Forbes Anderson , William Robert Wilson , William Alexander Denny , Huai-Ling Annie Hsu , Andrej Maroz , Stephen Michael Frazer Jamieson , Alexandra Marie Mowday , Kendall Marie Carlin
IPC分类号： A61K31/519 , A61P35/00 , C07D471/04
CPC分类号： C07D471/04 , A61K31/519
摘要： The invention provides kinase inhibitors of Formula I: wherein either: (1) R1 is H, and (a) R2 is (3-chlorobenzyl)oxy-and R3 is chloro; (b) R2 and R3, together with the carbon atoms to which they are attached, form 1-(3-fluorobenzyl)-1H-pyrazole; (c) R2 is 2-pyridinylmethoxy and R3 is chloro; (d) R2 and R3 are both chloro; (e) R2 is chloro and R1 is bromo; (f) R2 and R3 are both bromo; (g) R2 is fluoro and R3 is ethynyl; (h) R2 is chloro and R3 is ethynyl; (i) R2 is bromo and R3 is ethynyl; (j) other than when R1 is in the 3-position in combination with R3, in the 4-position, R2 is bromo and R3 is fluoro; (k) R2 is 2-pyridinylmethoxy and R3 is fluoro; or (l) R2 is 2-pyridinylmethoxy and R1 is bromo; or (2) at least one of R1, R2 and R3 is selected from benzyloxy, 3-chlorobenzyloxy and 2-pyridinylmethoxy and when at least one of R1, R2 and R3 is not benzyloxy, 3-chlorobenzyloxy or 2-pyridinylmethoxy, each of the others is independently selected from H, halogen, and C2-C4 alkynyl, with the proviso that when one of R1, R2 and R3 is benzyloxy or 2-pyridinylmethoxy, the other two of R1, R2 and R3 are not H; or (3) two of R1, R2 and R3, together with the carbon atoms to which they are attached, form 1-(3-fluorobenzyl)-1H-pyrazole; and the other is selected from H, halogen and C2-C4 alkynyl. Also provided are reductive prodrugs, comprising a kinase inhibitor as defined above and a reductive trigger linked directly or indirectly to a nitrogen of the kinase inhibitor. Further provided are pharmaceutical compositions, comprising the kinase inhibitors or the prodrugs, and the use of such compositions in therapy, in particular for treating cancer.
摘要翻译：本发明提供了式I的激酶抑制剂：其中：（1）R 1是H，和（a）R 2是（3-氯苄基）氧基，R 3是氯; （b）R2和R3与它们所连接的碳原子一起形成1-（3-氟苄基）-1H-吡唑; （c）R2是2-吡啶基甲氧基，R3是氯; （d）R2和R3均为氯; （e）R 2是氯，R 1是溴; （f）R2和R3都是溴; （g）R2是氟，R3是乙炔基; （h）R2是氯，R3是乙炔基; （i）R2是溴，R3是乙炔基; （j）除了当R 1与R 3结合在一起的3位时，在4-位上，R 2是溴并且R 3是氟; （k）R2是2-吡啶基甲氧基，R3是氟; 或（1）R 2是2-吡啶基甲氧基，R 1是溴; 或（2）R 1，R 2和R 3中的至少一个选自苄氧基，3-氯苄氧基和2-吡啶基甲氧基，当R 1，R 2和R 3中的至少一个不是苄氧基，3-氯苄氧基或2-吡啶基甲氧基时，其余的独立地选自H，卤素和C 2 -C 4炔基，条件是当R 1，R 2和R 3中的一个是苄氧基或2-吡啶基甲氧基时，R 1，R 2和R 3中的另外两个不是H; 或（3）R 1，R 2和R 3中的两个与它们所连接的碳原子一起形成1-（3-氟苄基）-1H-吡唑; 另一个选自H，卤素和C 2 -C 4炔基。还提供了还原前药，其包含如上定义的激酶抑制剂和直接或间接连接于激酶抑制剂的氮的还原性触发剂。还提供了包含激酶抑制剂或前药的药物组合物，以及这些组合物在治疗中的用途，特别是用于治疗癌症。

5. 发明授权

US08794952B2 Apparatus for molding electronic components 有权
标题翻译：电子部件成型装置
公开(公告)号：US08794952B2
公开(公告)日：2014-08-05
申请号：US13036074
申请日：2011-02-28
申请人： Shu Chuen Ho , Si Liang Lu , Swee Kwong Mok , Kar Weng Yan
发明人： Shu Chuen Ho , Si Liang Lu , Swee Kwong Mok , Kar Weng Yan
IPC分类号： B29C33/00
CPC分类号： B29C33/442 , B29C45/14655 , B29C45/372
摘要： A molding apparatus for an electronic device comprises a first mold chase, a second mold chase and a middle plate which is configured to be clamped together with the electronic device between the first mold chase and second mold chase during molding. A molding cavity formed in the middle plate is configured for receiving molding compound. A package pin is mounted on the middle plate to be movable with the middle plate, and a portion of the package pin is positioned to protrude into the molding cavity to form a mark in the molding compound when molding compound is molded around the said portion of the package pin.
摘要翻译：一种用于电子设备的成型设备包括第一模具追逐，第二模具追逐和中间板，其构造成在模制期间与第一模具追逐和第二模具追逐之间的电子装置夹紧在一起。形成在中间板中的模腔构造成用于接收模塑料。封装销安装在中间板上以与中间板一起移动，并且封装销的一部分定位成突出到模制腔中以在模制化合物中形成标记，当模制化合物围绕所述模制化合物的所述部分封装引脚。

6. 发明授权

US08537143B2 Touch-controlled system and method 有权
标题翻译：触控系统和方法
公开(公告)号：US08537143B2
公开(公告)日：2013-09-17
申请号：US13115993
申请日：2011-05-26
申请人： Jun-Liang Lu , Hsin-Yu Chen
发明人： Jun-Liang Lu , Hsin-Yu Chen
IPC分类号： G06F3/033
CPC分类号： G06F3/03545 , G06F3/0321
摘要： A touch-controlled system and a touch-controlled method are provided. The touch-controlled system includes a screen, a host, and an electronic pen. The screen is used to display an image with hidden coding. The host is used to drive the screen for displaying. When the electronic touches the screen, the electronic pen captures a part of the image of the screen and sends captured image to the host. At least one hidden information in the captured image. The host analyzes and decodes the hidden information, to get a cursor position where the electronic pen touches, and the cursor position is displayed on the screen.
摘要翻译：提供触摸控制系统和触摸控制方法。触摸控制系统包括屏幕，主机和电子笔。屏幕用于显示具有隐藏编码的图像。主机用于驱动屏幕进行显示。当电子触摸屏幕时，电子笔捕获屏幕的一部分图像并将捕获的图像发送到主机。拍摄图像中至少有一个隐藏信息。主机分析和解码隐藏信息，获取电子笔触摸的光标位置，光标位置显示在屏幕上。

7. 发明申请

US20130227640A1 METHOD AND APPARATUS FOR WEBSITE SCANNING 审中-公开
标题翻译：网站扫描的方法和设备
公开(公告)号：US20130227640A1
公开(公告)日：2013-08-29
申请号：US13821867
申请日：2011-09-08
申请人： Da Zhou , Xiaoming Wang , Ming Lv , Hui Jiang , Guangxu Liu , Xiaohai Lu , Na Li , Liang Lu , Jingjing Zeng
发明人： Da Zhou , Xiaoming Wang , Ming Lv , Hui Jiang , Guangxu Liu , Xiaohai Lu , Na Li , Liang Lu , Jingjing Zeng
IPC分类号： H04L29/06
CPC分类号： H04L63/1433 , H04L63/1483 , H04L67/02
摘要： Described is a website scanning apparatus comprising a policy analysis device for determining whether a link in a target website belongs to a known web application used by the target website. If the link belongs to the identified web application, then a vulnerability scanning is not performed on the link; a crawler device for obtaining the link content that the link points to; a web application identification device for determining whether the link belongs to a known web application; a full scan device for performing a full vulnerability scanning on a link determined as not belonging to the known web application; and a known web application vulnerability detection device for performing vulnerability detection for the identified web application according to known vulnerabilities to determine whether the known vulnerabilities exist in the website. A website scanning method employed by the website scanning apparatus is also described.
摘要翻译：描述了一种网站扫描装置，包括用于确定目标网站中的链接是否属于目标网站使用的已知网络应用的策略分析装置。如果链接属于所识别的Web应用程序，则不会在链接上执行漏洞扫描; 用于获得链接指向的链接内容的履带装置; 用于确定所述链路是否属于已知网络应用的网络应用识别装置; 用于在被确定为不属于已知网络应用的链路上执行完整的漏洞扫描的全扫描设备; 以及已知的Web应用漏洞检测设备，用于根据已知的漏洞执行针对所识别的Web应用的漏洞检测，以确定网站中是否存在已知的漏洞。还描述了网站扫描装置采用的网站扫描方法。

8. 发明申请

US20130210232A1 CUT-MASK PATTERNING PROCESS FOR FIN-LIKE FIELD EFFECT TRANSISTOR (FINFET) DEVICE 有权
标题翻译：晶体效应晶体管（FINFET）器件的切割掩模处理
公开(公告)号：US20130210232A1
公开(公告)日：2013-08-15
申请号：US13369818
申请日：2012-02-09
申请人： Ho Wei De , Kuei-Liang Lu , Ming-Feng Shieh , Ching-Yu Chang
发明人： Ho Wei De , Kuei-Liang Lu , Ming-Feng Shieh , Ching-Yu Chang
IPC分类号： H01L21/311 , C23C16/04 , B44C1/22
CPC分类号： G03F1/38 , G03F7/70466 , H01L21/3086 , H01L21/3088 , H01L21/845 , H01L27/1211
摘要： A method for patterning a plurality of features in a non-rectangular pattern, such as on an integrated circuit device, includes providing a substrate including a surface with a plurality of elongated protrusions, the elongated protrusions extending in a first direction. A first layer is formed above the surface and above the plurality of elongated protrusions, and patterned with an end cutting mask. The end cutting mask includes two nearly-adjacent patterns with a sub-resolution feature positioned and configured such that when the resulting pattern on the first layer includes the two nearly adjacent patterns and a connection there between. The method further includes cutting ends of the elongated protrusions using the pattern on the first layer.
摘要翻译：用于图案化非矩形图案中的多个特征的方法，例如在集成电路器件上，包括提供包括具有多个细长突起的表面的基底，所述细长突起沿第一方向延伸。第一层形成在多个细长突起的表面上方和上方，并用端部切割掩模图案化。末端切割掩模包括两个几乎相邻的图案，其具有定位和配置的次分辨率特征，使得当第一层上的所得图案包括两个近似相邻的图案时，以及其间的连接。该方法还包括使用第一层上的图案切割细长突起的端部。

9. 发明授权

US08493538B2 Flat display panel 有权
标题翻译：平板显示面板
公开(公告)号：US08493538B2
公开(公告)日：2013-07-23
申请号：US12394856
申请日：2009-02-27
申请人： Chao-Liang Lu , Chih-Hsiang Yang , Kuo-Chih Lee
发明人： Chao-Liang Lu , Chih-Hsiang Yang , Kuo-Chih Lee
IPC分类号： G02F1/1345
CPC分类号： H05K3/323 , G02F1/13452 , H05K3/361 , H05K2201/10674
摘要： A flat display panel comprises a plurality of driver ICs and one or more flexible printed circuit, a plurality of common wires formed on the substrate to electrically connect the ICs to the one or more flexible printed circuit, and at least one anisotropic conductive film that connects respective connecting terminals of the driver ICs and flexible printed circuit to terminals pads of the common wires. The anisotropic conductive film is laminated over the substrate to cover the terminal pads. The driver ICs and flexible printed circuit are aligned and attached on the anisotropic conductive layer by thermocompression bonding.
摘要翻译：平板显示面板包括多个驱动器IC和一个或多个柔性印刷电路，形成在基板上以将IC电连接到一个或多个柔性印刷电路的多个公共布线以及连接至少一个各向异性导电膜驱动器IC的各个连接端子和柔性印刷电路连接到公共电线的端子焊盘。各向异性导电膜层叠在基板上以覆盖端子焊盘。驱动器IC和柔性印刷电路通过热压粘合对准并附着在各向异性导电层上。

10. 发明申请

US20130166958A1 SOFTWARE BURNING SYSTEM AND BURNING CONTROL METHOD 有权
标题翻译：软件打火系统和燃烧控制方法
公开(公告)号：US20130166958A1
公开(公告)日：2013-06-27
申请号：US13564945
申请日：2012-08-02
申请人： YONG-LIANG LU
发明人： YONG-LIANG LU
IPC分类号： G06F11/28
CPC分类号： G06F11/2289 , G06F8/654
摘要： A burning control method for burning software to at least one chip is provided, the method includes: controlling the at least one chip to enter a download mode when the at least one chip is startup; initializing the at least one chip when the chip enters the download mode; executing a burning process to burn software into the at least one chip when the chip is initialized; controlling the at least one chip to enter the test mode when the burning process is completed; testing whether the software has been burned into the at least one chip successfully when the at least one chip is in the test mode.
摘要翻译：提供了一种用于将软件烧录到至少一个芯片的燃烧控制方法，所述方法包括：当所述至少一个芯片启动时，控制所述至少一个芯片进入下载模式; 当芯片进入下载模式时初始化至少一个芯片; 当芯片被初始化时，执行烧录过程以将软件烧录到至少一个芯片中; 当燃烧过程完成时，控制至少一个芯片进入测试模式; 当至少一个芯片处于测试模式时，测试软件是否已经被成功地烧入至少一个芯片中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式