会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Joint device and method of producing its housing
    • 联合装置及其制造方法
    • US06886235B2
    • 2005-05-03
    • US10398280
    • 2001-10-17
    • Yoshihiro SuzukiKouichi FujitaYasuhiro Kizaki
    • Yoshihiro SuzukiKouichi FujitaYasuhiro Kizaki
    • B21J5/02B21K1/14B21K1/76F16C11/06B23P13/04
    • F16C11/0623B21J5/02B21K1/14B21K1/762F16C11/06Y10T29/49996Y10T403/32631
    • The invention concerns a method of manufacturing a joint housing, in particular for vehicle track rods, having an integral shaft with an internal thread designed to hold a longitudinal pin, the housing being produced from a blank with a ball-like enlargement at one end. In order to ensure low manufacturing costs and low consumption of energy and materials, a longitudinal cavity with a diameter exceeding that of the internal thread and a length exceeding that of the threaded section is first produced in the shaft of the blank by rearwards cup extrusion and the diameter of the threaded section subsequently reduced to that of the thread core while at the same time shaping the surface of the wall to give a flat key face, the overall process being a cold-forming one. Finally, both the external and internal features of the housing are produced by heading, cupping, punching and forming to size perpendicular the to longitudinal axis in the region of the enlargement.
    • 本发明涉及一种制造接头壳体的方法,特别是用于车辆轨道杆的方法,该方法具有一体的轴,其具有设计成保持纵向销的内螺纹,该壳体由一端具有球状扩大的坯件制成。 为了确保低的制造成本和能量和材料的低消耗,首先通过向后杯挤出在坯料的轴中产生直径超过内螺纹并且长度超过螺纹部分的纵向腔,并且 螺纹部分的直径随后减小到螺纹芯的直径,同时使壁的表面成形以形成平面的键面,整个过程是冷成形的。 最后,壳体的外部和内部特征都是通过在放大的区域中的垂直于纵向轴线的方向,拔罐,冲压和成形来产生的。
    • 5. 发明授权
    • Multiplying circuit and microcomputer including the same
    • 乘法电路和微机包括相同
    • US5483477A
    • 1996-01-09
    • US205457
    • 1994-03-04
    • Fumiki SatoKouichi Fujita
    • Fumiki SatoKouichi Fujita
    • G06F7/49G06F7/48G06F7/52G06F7/533G06F7/00G06F15/00
    • G06F7/5338G06F7/4824
    • A multiplying circuit wherein an adder 7 outputs a value "0" in which both of a positive part and a negative part of a number with a redundant code are "1", and at a last cycle of the multiplication cycles, the finish detecting circuit 13 detects finishing of multiplication cycles by detecting that "1" exists in a portion storing a positive part of a number with a redundant code of the third bit from the lowest bit of the second latch 8 and in a portion storing a negative part of the same at the same time. In such a construction, a counter circuit for counting multiplication cycles according to the Booth algorithm utilizing a number with a redundant code can be omitted. Accordingly, the number of transistors is reduced and the circuit configuration becomes simple.
    • 乘法电路,其中加法器7输出其中具有冗余代码的数字的正部分和负部分都为“1”的值“0”,并且在乘法周期的最后一个周期,完成检测电路 13检测乘法周期的完成,通过检测在存储来自第二锁存器8的最低位的第三位的冗余代码的数字的正部分中存储的部分中存在“1”,并且存储负 同一时间。 在这种结构中,可以省略利用具有冗余码的数量的根据布斯算法进行乘法周期计数的计数器电路。 因此,晶体管的数量减少,电路结构变得简单。
    • 10. 发明授权
    • One-chip microcomputer and program development/evaluation system therefor
    • 单片机及其程序开发/评估系统
    • US5574932A
    • 1996-11-12
    • US318455
    • 1994-10-05
    • Fumiki SatoKouichi Fujita
    • Fumiki SatoKouichi Fujita
    • G06F11/22G06F11/36G06F15/78G06F9/00
    • G06F11/3656
    • A one-chip microcomputer having a mode setting circuit 40a in a first MCU 1a and a second MCU 1b for setting either a first evaluation operation mode under which the operations of memory 3a stops and programs and data are read from the outside via terminals 7a, 8a and 9a of a first peripheral device 41a in order to operate a CPU 2a or a second evaluation operation mode under which an operation of the CPU 2a stops and signals are input/output from/to the outside via terminals 12a, 13a, and 14a of a second peripheral device 42a in order to control the first peripheral device 41a, wherein the terminals 7a, 8a and 9a of the first peripheral device 41a of the first MCU 1a are connected to the terminals 12a, 13a and 14a of the second peripheral device 42b of the second MCU 1b and a debug ROM 11. The number of external terminals necessary for program development and evaluation can be decreased and exterior peripheral devices are not needed for program development and evaluation.
    • 具有第一MCU 1a中的模式设置电路40a和用于设置存储器3a的操作停止的第一评估操作模式,以及经由端子7a从外部读取程序和数据的第一MCU 1b的单片微计算机, 8a和9a,以便操作CPU 2a或CPU 2a的操作停止的第二评估操作模式,以及经由端子12a,13a和14a从/向外部输入/输出信号的第二评估操作模式 为了控制第一外围设备41a,第一外围设备41a的第一外围设备41a的端子7a,8a和9a被连接到第二外围设备的端子12a,13a和14a 42b和调试ROM 11.可以减少程序开发和评估所需的外部端子的数量,并且外部外围设备不需要用于程序开发和评估。