会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Multi-threaded parallel processor methods and apparatus
    • 多线程并行处理器的方法和装置
    • US07647483B2
    • 2010-01-12
    • US11676837
    • 2007-02-20
    • John P. BatesAttila Vass
    • John P. BatesAttila Vass
    • G06F9/48
    • G06F9/463G06F9/4881
    • A processor system and a processor readable medium, which implement a method for implementing multiple contexts on one or more SPE are disclosed. Code and/or data for a first and second contexts may be respectively stored simultaneously in first and second regions of an SPE's local memory, storing code and/or data for a second context in a second region of the local memory, the SPE may execute the first context while the second context waits. Code and/or data for the first context may be transferred from the first region to the second and code and/or data for the second context may be transferred from the second region to the first, and the SPE may execute the second context during a pause or stoppage of execution of the first context. Alternatively, the code and/or data for the second context may be transferred to another SPE's local memory.
    • 公开了一种处理器系统和处理器可读介质,其实现用于在一个或多个SPE上实现多个上下文的方法。 第一和第二上下文的代码和/或数据可以分别同时存储在SPE的本地存储器的第一和第二区域中,在本地存储器的第二区域中存储第二上下文的代码和/或数据,SPE可以执行 第二个上下文等待的第一个上下文。 用于第一上下文的代码和/或数据可以从第一区域传送到第二区域,并且用于第二上下文的代码和/或数据可以从第二区域传送到第一区域,并且SPE可以在第一区域期间执行第二上下文 暂停或停止执行第一个上下文。 或者,用于第二上下文的代码和/或数据可以被传送到另一个SPE的本地存储器。
    • 2. 发明授权
    • Predictive user interface
    • 预测用户界面
    • US07487147B2
    • 2009-02-03
    • US11181540
    • 2005-07-13
    • John P. BatesPayton R. WhiteYutaka Takeda
    • John P. BatesPayton R. WhiteYutaka Takeda
    • G06F7/00G06F3/00G06F3/048
    • G06F3/0236G06F3/0237G06F3/04817Y10S707/99935
    • A user interface enables the input of text and other complicated inputs by identifying entities having an increased likelihood of being selected and decreasing the precision needed to select these entities. The user interface displays a set of entities in a radial pattern. The user manipulates a pointer with a joystick or other input device to select entities. The entities having a higher selection probabilities are allocated more space in the pattern than the other entities. The entities having a higher selection probabilities may also be emphasized with visual cues. Selection probabilities may be determined by comparing a sequence of entities previously selected, such as a partially input word, with a set of commonly selected sequences of entities, such as a set of words commonly used by users. The user interface can display a list of words corresponding with a sequence of selected entities, including characters from different writing systems.
    • 用户接口通过识别具有增加的可能性被选择的实体并且降低选择这些实体所需的精度来实现文本和其他复杂输入的输入。 用户界面以径向模式显示一组实体。 用户使用操纵杆或其他输入设备操纵指针以选择实体。 具有较高选择概率的实体在模式中被分配比其他实体更多的空间。 具有更高选择概率的实体也可以用视觉线索强调。 可以通过将先前选择的实体的序列(例如部分输入的字)与一组常用的实体序列(诸如用户通常使用的一组单词)进行比较来确定选择概率。 用户界面可以显示与选定实体的序列相对应的单词列表,包括来自不同书写系统的字符。
    • 4. 发明授权
    • Atomic compare and swap using dedicated processor
    • 使用专用处理器进行原子比较和交换
    • US08171235B2
    • 2012-05-01
    • US12361301
    • 2009-01-28
    • James E. MarrJohn P. Bates
    • James E. MarrJohn P. Bates
    • G06F12/00
    • G06F9/3004G06F9/30021G06F9/30087
    • An atomic compare and swap operation that can be implemented in processor system having first and second processors that have different sized memory transfer capabilities. The first processor notifies the second processor to perform a compare and swap operation on an address in main memory. The address has a size less than or equal to a maximum memory transfer size for the second processor and greater than a maximum memory transfer size for the first processor. The second processor atomically performs the compare and swap operation and notifies the first processor of the success or failure of the compare and swap operation.
    • 可以在具有不同大小的存储器传输能力的第一和第二处理器的处理器系统中实现的原子比较和交换操作。 第一处理器通知第二处理器对主存储器中的地址执行比较和交换操作。 地址的大小小于或等于第二处理器的最大内存传输大小,大于第一个处理器的最大内存传输大小。 第二个处理器原子地执行比较和交换操作,并通知第一个处理器比较和交换操作的成功或失败。
    • 5. 发明授权
    • Multi-threaded parallel processor methods and apparatus
    • 多线程并行处理器的方法和装置
    • US07979680B2
    • 2011-07-12
    • US12630775
    • 2009-12-03
    • John P. BatesAttila Vass
    • John P. BatesAttila Vass
    • G06F9/48
    • G06F9/463G06F9/4881
    • A processor system may implement multiple contexts on one or more processors having a local memory. Code and/or data for first and second contexts may be respectively stored simultaneously in first and second regions of a processor's local memory, storing code and/or data for a second context in a second region of the local memory, the secondary processor may execute the first context while the second context waits. Code and/or data for the first context may be transferred from the first region to the second and code and/or data for the second context may be transferred from the second region to the first, and the processor may execute the second context during a pause or stoppage of execution of the first context. Alternatively, the code and/or data for the second context may be transferred to another processor's local memory.
    • 处理器系统可以在具有本地存储器的一个或多个处理器上实现多个上下文。 第一和第二上下文的代码和/或数据可以分别同时存储在处理器的本地存储器的第一和第二区域中,在本地存储器的第二区域中存储用于第二上下文的代码和/或数据,次要处理器可以执行 第二个上下文等待的第一个上下文。 用于第一上下文的代码和/或数据可以从第一区域传送到第二区域,并且用于第二上下文的代码和/或数据可以从第二区域传送到第一区域,并且处理器可以在 暂停或停止执行第一个上下文。 或者,用于第二上下文的代码和/或数据可以被传送到另一个处理器的本地存储器。