会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • System and method for handling multicast traffic in a shared buffer switch core collapsing ingress VOQ's
    • 用于处理共享缓冲区交换机内核组播流量的系统和方法,崩溃入口VOQ
    • US20050036502A1
    • 2005-02-17
    • US10895159
    • 2004-07-20
    • Alain BlancRene GlaiseFrancois MautMichel Poret
    • Alain BlancRene GlaiseFrancois MautMichel Poret
    • H04L12/43H04L12/56
    • H04L49/9036H04L49/201H04L49/3036H04L49/3045H04L49/90
    • A system and a method to avoid packet traffic congestion in a shared memory switch core, while dramatically reducing the amount of shared memory in the switch core and the associated egress buffers and handling unicast as well as multicast traffic. According to the invention, the virtual output queuing (VOQ) of all ingress adapters of a packet switch fabric are collapsed into its central switch core to allow an efficient flow control. The transmission of data packets from an ingress buffer to the switch core is subject to a mechanism of request/acknowledgment. Therefore, a packet is transmitted from a virtual output queue to the memory shared switch core only if the switch core can send it to the corresponding egress buffer. A token based mechanism allows the switch core to determine the egress buffer's level of occupation. Therefore, since the switch core knows the states of the input and output adapters, it is able to optimize packet switching and to avoid packet congestion. Furthermore, since a packet is admitted in the switch core only if it can be transmitted to the corresponding egress buffer, the shared memory is reduced.
    • 一种避免共享存储交换机核心中的数据包流量拥塞的系统和方法,同时显着减少交换机核心和相关联的出口缓冲区中的共享存储器的数量以及处理单播以及组播流量。 根据本发明,分组交换结构的所有入口适配器的虚拟输出排队(VOQ)被折叠到其中央交换机核心中以允许有效的流控制。 数据包从入口缓冲区传输到交换机核心受到请求/确认机制的约束。 因此,只有当交换机核心才能将其发送到对应的出口缓冲区时,才将数据包从虚拟输出队列发送到存储器共享交换机内核。 基于令牌的机制允许交换机核心确定出口缓冲区的占用水平。 因此,由于交换机核心知道输入和输出适配器的状态,因此能够优化分组交换并避免分组拥塞。 此外,由于分组只有在可以发送到对应的出口缓冲器的情况下才允许在交换机核心中,所以共享存储器被减少。
    • 2. 发明申请
    • Data Packet Switch and Method of Operating Same
    • 数据包交换机和操作方法相同
    • US20080013548A1
    • 2008-01-17
    • US11852661
    • 2007-09-10
    • Rene GlaiseAlain BlancFrancois MautMichel Poret
    • Rene GlaiseAlain BlancFrancois MautMichel Poret
    • H04L12/56
    • H04L49/15H04L49/103H04L49/1523H04L49/201H04L49/253H04L49/90
    • A high speed data packet switch comprising input and output ports and a switch fabric to link each input port to each output port wherein each connection between input and output ports comprises a dynamic buffer memory for storing at least one data packet for a minimum specified storing time is disclosed. When a data packet is received through an input port, it is written in all individual dynamic memory buffers connected to this input port so as to have a copy of the incoming data packet ready to go through any output port to support unicast, multicast and broadcast traffic. Given the architecture of the data packet switch and its control algorithm, dynamic memory buffers neither need to be refreshed nor their contents have to be restored after reading.
    • 包括输入和输出端口的高速数据分组交换机以及将每个输入端口链接到每个输出端口的交换结构,其中输入和输出端口之间的每个连接包括动态缓冲存储器,用于存储至少一个数据分组用于最小指定的存储时间 被披露。 当通过输入端口接收到数据包时,它被写入连接到该输入端口的所有单独的动态存储器缓冲器中,以便具有输入数据包的副本准备通过任何输出端口来支持单播,多播和广播 交通。 给定数据包交换机的架构及其控制算法,动态内存缓冲区既不需要刷新,也不需要在读取后恢复其内容。