专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08043888B2 Phase change memory cell with heater and method therefor 有权
标题翻译：具有加热器的相变存储器单元及其方法
公开(公告)号：US08043888B2
公开(公告)日：2011-10-25
申请号：US12016733
申请日：2008-01-18
申请人： Leo Mathew , Dharmesh Jawarani , Tushar P. Merchant , Ramachandran Muralidhar
发明人： Leo Mathew , Dharmesh Jawarani , Tushar P. Merchant , Ramachandran Muralidhar
IPC分类号： H01L21/44
CPC分类号： H01L45/1675 , G11C13/0004 , H01L27/2436 , H01L45/06 , H01L45/1226 , H01L45/126 , H01L45/144
摘要： A method for forming a phase change memory cell (PCM) includes forming a heater for the phase change memory and forming a phase change structure electrically coupled to the heater. The forming a heater includes siliciding a material including silicon to form a silicide structure, wherein the heater includes at least a portion of the silicide structure. The phase change structure exhibits a first resistive value when in a first phase state and exhibits a second resistive value when in a second phase state. The silicide structure produces heat when current flows through the silicide structure for changing the phase state of the phase change structure.
摘要翻译：形成相变存储单元（PCM）的方法包括形成用于相变存储器的加热器，并形成电耦合到加热器的相变结构。形成加热器包括将包括硅的材料硅化以形成硅化物结构，其中加热器包括至少一部分硅化物结构。当处于第一相位状态时，相变结构呈现第一电阻值，并且当处于第二相位状态时呈现第二电阻值。当电流流过硅化物结构以改变相变结构的相位状态时，硅化物结构产生热量。

2. 发明申请

US20100227475A1 METHOD OF FORMING AN ELECTRONIC DEVICE USING A SEPARATION TECHNIQUE 审中-公开
标题翻译：使用分离技术形成电子设备的方法
公开(公告)号：US20100227475A1
公开(公告)日：2010-09-09
申请号：US12784984
申请日：2010-05-21
申请人： Leo Mathew , Dharmesh Jawarani
发明人： Leo Mathew , Dharmesh Jawarani
IPC分类号： H01L21/44
CPC分类号： H01L21/26506 , H01L31/022425 , H01L31/028 , H01L31/0304 , H01L31/0312 , H01L31/03682 , H01L31/03762 , H01L31/03765 , H01L31/068 , H01L31/1864 , H01L31/1892 , Y02E10/547 , Y02P70/521
摘要： A method of forming an electronic device can include forming a metallic layer by an electrochemical process over a side of a substrate that includes a semiconductor material. The method can also include introducing a separation-enhancing species into the substrate at a distance from the side, and separating a semiconductor layer and the metallic layer from the substrate, wherein the semiconductor layer is a portion of the substrate. In a particular embodiment, the separation-enhancing species can be incorporated into a metallic layer and moved into the substrate, and in particular embodiment, the separation-enhancing species can be implanted into the substrate. In still another embodiment, both the techniques can be used. In a further embodiment, a dual-sided process can be performed.
摘要翻译：形成电子器件的方法可以包括通过电化学工艺在包括半导体材料的衬底的侧面上形成金属层。该方法还可以包括在距离侧面一定距离处将分离增强物质引入衬底中，并且将半导体层和金属层与衬底分离，其中半导体层是衬底的一部分。在一个具体的实施方案中，分离增强物质可以结合到金属层中并移动到基底中，并且在具体实施方案中，可以将分离增强物质注入到基底中。在另一个实施例中，可以使用这两种技术。在另一实施例中，可以执行双面处理。

3. 发明申请

US20090162966A1 Structure and method of formation of a solar cell 审中-公开
标题翻译：太阳能电池的形成结构和方法
公开(公告)号：US20090162966A1
公开(公告)日：2009-06-25
申请号：US12004534
申请日：2007-12-21
申请人： Dharmesh Jawarani , Vinod Kumar Agarwal
发明人： Dharmesh Jawarani , Vinod Kumar Agarwal
IPC分类号： H01L33/00
CPC分类号： H01L31/022425 , Y02E10/50
摘要： A semiconductor device is formed on a low cost substrate 312 onto which is deposited a metal film 314 that serves as an intermediate bonding layer with a transferred film 324 of semiconducting material from a bulk semiconductor substrate 322. The metal film forms an intermetallic compound such as a silicide 316 and functions as a bonding agent between the low cost substrate and the semiconducting substrate, as a back surface field for reflection of minority carriers, and as a textured optical reflector of photons. The silicide also forms a low resistivity back-side ohmic contact with the semiconductor layer. This results in a low cost, flexible, high efficiency, thin film solar cell device.
摘要翻译：半导体器件形成在低成本衬底312上，其上沉积有用作中间结合层的金属膜314，其具有来自体半导体衬底322的半导体材料的转移膜324.金属膜形成金属间化合物，例如硅化物316并且用作低成本衬底和半导体衬底之间的结合剂，作为用于少数载流子的反射的背表面场，以及作为光子的纹理光学反射器。硅化物也与半导体层形成低电阻率的背面欧姆接触。这导致了低成本，灵活，高效率的薄膜太阳能电池装置。

4. 发明申请

US20070059911A1 Semiconductor fabrication process including silicide stringer removal processing 有权
标题翻译：半导体制造工艺包括硅化物棱镜去除处理
公开(公告)号：US20070059911A1
公开(公告)日：2007-03-15
申请号：US11226826
申请日：2005-09-14
申请人： Dharmesh Jawarani , John Alvis , Michael Harrison , Leo Mathew , John Moore , Rode Mora
发明人： Dharmesh Jawarani , John Alvis , Michael Harrison , Leo Mathew , John Moore , Rode Mora
IPC分类号： H01L21/3205
CPC分类号： H01L21/28518 , H01L21/2855
摘要： A semiconductor fabrication process includes forming a gate electrode (112) overlying a gate dielectric (114) overlying a semiconductor substrate (104) of a wafer (101) and a liner dielectric layer (116) including vertical portions (118) adjacent sidewalls of the gate electrode and horizontal portions (117) overlying an upper surface of the semiconductor substrate (104). A spacer (108) is formed adjacent a vertical portion (118) and overlying a horizontal portion (117) of the liner dielectric layer (116). After forming the spacer (108), exposed portions of the liner dielectric layer (116) are removed to form a liner dielectric structure (126) covered by the extension spacer (108). The extension spacer (108) is then etched back to expose or uncover extremities of the liner dielectric structure (126). Prior to etching back the spacer (108), a metal (130) may be sputtered deposited over the wafer (101) preparatory to forming a silicide (134). After the etch back the wafer (101) may be dipped in piranha solution and cleaned with an RF sputter (140) of argon.
摘要翻译：半导体制造工艺包括形成覆盖在晶片（101）的半导体衬底（104）上的栅极电介质（114）上的栅电极（112）和包括垂直部分（118）的衬垫电介质层（116）栅电极和覆盖在半导体衬底（104）的上表面上的水平部分（117）。邻近垂直部分（118）并且覆盖衬里介电层（116）的水平部分（117）形成间隔物（108）。在形成间隔物（108）之后，去除衬里电介质层（116）的暴露部分以形成被延伸间隔物（108）覆盖的衬里电介质结构（126）。然后将延伸垫片（108）回蚀刻以露出或揭开衬垫介质结构（126）的四肢。在蚀刻回间隔物（108）之前，金属（130）可以溅射沉积在晶片（101）上，准备形成硅化物（134）。在蚀刻之后，晶片（101）可以浸入食人鱼溶液中并用氩气的RF溅射（140）清洁。

5. 发明授权

US07105429B2 Method of inhibiting metal silicide encroachment in a transistor 有权
标题翻译：抑制晶体管中金属硅化物侵蚀的方法
公开(公告)号：US07105429B2
公开(公告)日：2006-09-12
申请号：US10797222
申请日：2004-03-10
申请人： Dharmesh Jawarani
发明人： Dharmesh Jawarani
IPC分类号： H01L21/3205
CPC分类号： H01L21/28518 , H01L21/321 , H01L29/665
摘要： A method inhibits metal silicide encroachment in channel regions in a transistor that uses metal silicide as an electrical contact to its terminals. A metal layer is deposited overlying the transistor. A first anneal that is a low temperature anneal forms metal silicide regions to source, gate and drain terminals of the transistor. The low temperature inhibits lateral encroachment. Unsilicided portions of the metal are removed and followed by an ion implant of an element, such as nitrogen, that diffuses into the metal silicide regions. A second anneal at a higher temperature than the first anneal is completed wherein the implanted nitrogen ions prevent lateral encroachment of metal silicide.
摘要翻译：一种方法抑制金属硅化物侵入晶体管中的沟道区域，该晶体管使用金属硅化物作为其端子的电接触。金属层沉积在晶体管上。作为低温退火的第一退火形成金属硅化物区域到晶体管的源极，栅极和漏极端子。低温抑制侧向侵入。除去金属的未硅化部分，然后进行扩散到金属硅化物区域中的诸如氮的元素的离子注入。在比第一退火更高的温度下进行第二退火，其中注入的氮离子防止金属硅化物的横向侵入。

6. 发明申请

US20050277275A1 Method for forming a semiconductor device having a silicide layer 有权
标题翻译：用于形成具有硅化物层的半导体器件的方法
公开(公告)号：US20050277275A1
公开(公告)日：2005-12-15
申请号：US10854389
申请日：2004-05-26
申请人： Dharmesh Jawarani , Tab Stephens
发明人： Dharmesh Jawarani , Tab Stephens
IPC分类号： H01L21/28 , H01L21/285 , H01L21/3205 , H01L21/3215 , H01L21/336 , H01L21/4763 , H01L29/76
CPC分类号： H01L29/66507 , H01L21/28052 , H01L21/28061 , H01L21/28518 , H01L21/32155 , H01L29/6659
摘要： A method for forming a semiconductor device includes providing a semiconductor substrate, forming an insulating layer over the semiconductor substrate, forming a conductive layer over the insulating layer, forming a first metal silicide layer over the conductive layer, patterning the conductive layer to form a patterned first layer, wherein the patterned first layer is a part of a control electrode, patterning the first metal silicide layer to form a patterned first metal silicide layer over the control electrode so that the patterned first metal silicide layer remains over the control electrode, and forming a second metal silicide over the patterned metal silicide layer, wherein the second metal silicide layer has a thickness greater than the thickness of first metal silicide layer.
摘要翻译：一种形成半导体器件的方法包括提供半导体衬底，在半导体衬底上形成绝缘层，在绝缘层上形成导电层，在导电层上形成第一金属硅化物层，图案化导电层以形成图案化第一层，其中图案化的第一层是控制电极的一部分，图案化第一金属硅化物层以在控制电极上形成图案化的第一金属硅化物层，使得图案化的第一金属硅化物层保留在控制电极上方，并且形成在所述图案化金属硅化物层上方的第二金属硅化物，其中所述第二金属硅化物层的厚度大于所述第一金属硅化物层的厚度。

7. 发明申请

US20050090067A1 Silicide formation for a semiconductor device 审中-公开
标题翻译：半导体器件的硅化物形成
公开(公告)号：US20050090067A1
公开(公告)日：2005-04-28
申请号：US10694077
申请日：2003-10-27
申请人： Dharmesh Jawarani
发明人： Dharmesh Jawarani
IPC分类号： H01L21/265 , H01L21/3205 , H01L21/336 , H01L21/425 , H01L21/4763 , H01L29/78
CPC分类号： H01L21/2652 , H01L21/28518 , H01L29/665 , H01L29/6656 , H01L29/6659 , H01L29/7833
摘要： A polysilicon line (22), used e.g. as a gate, has a portion (30) amorphized by implanting (19) particles having a relatively large atomic mass. The amorphized portion is used to form a metal silicide (38) having a desirably low sheet resistance. Exemplary metals are cobalt and nickel that can provide the thin lines of below 50 nanometers. An exemplary particle for implanting that has sufficient atomic mass is xenon. The dose and the energy of the implant (19) are potentially different based on the linewidth (21) of the polysilicon line (22).
摘要翻译：多晶硅线（22）作为栅极，具有通过注入（19）具有较大原子质量的颗粒而非晶化的部分（30）。非晶化部分用于形成具有期望的低薄层电阻的金属硅化物（38）。示例性的金属是可以提供低于50纳米的细线的钴和镍。具有足够原子质量的用于注入的示例性颗粒是氙。基于多晶硅线（22）的线宽（21），植入物（19）的剂量和能量潜在地不同。

8. 发明申请

US20120007031A1 PHASE CHANGE MEMORY CELL WITH HEATER AND METHOD THEREFOR 有权
标题翻译：相变存储器与加热器及其方法
公开(公告)号：US20120007031A1
公开(公告)日：2012-01-12
申请号：US13238791
申请日：2011-09-21
申请人： LEO MATHEW , DHARMESH JAWARANI , TUSHAR P. MERCHANT , RAMACHANDRAN MURALIDHAR
发明人： LEO MATHEW , DHARMESH JAWARANI , TUSHAR P. MERCHANT , RAMACHANDRAN MURALIDHAR
IPC分类号： H01L45/00
CPC分类号： H01L45/1675 , G11C13/0004 , H01L27/2436 , H01L45/06 , H01L45/1226 , H01L45/126 , H01L45/144
摘要： A method for forming a phase change memory cell (PCM) includes forming a heater for the phase change memory and forming a phase change structrure electrically coupled to the heater. The forming a heater includes siliciding a material including silicon to form a silicide structure, wherein the heater includes at least a portion of the silicide structure. The phase change structure exhibits a first resistive value when in a first phase state and exhibits a second resistive value when in a second phase state. The silicide structure produces heat when current flows through the silicide structure for changing the phase state of the phase change structure.
摘要翻译：形成相变存储单元（PCM）的方法包括形成用于相变存储器的加热器，并形成电耦合到加热器的相变结构。形成加热器包括将包括硅的材料硅化以形成硅化物结构，其中加热器包括至少一部分硅化物结构。当处于第一相位状态时，相变结构呈现第一电阻值，并且当处于第二相位状态时呈现第二电阻值。当电流流过硅化物结构以改变相变结构的相位状态时，硅化物结构产生热量。

9. 发明申请

US20090286393A1 METHOD OF FORMING AN ELECTRONIC DEVICE USING A SEPARATION TECHNIQUE 有权
标题翻译：使用分离技术形成电子设备的方法
公开(公告)号：US20090286393A1
公开(公告)日：2009-11-19
申请号：US12467035
申请日：2009-05-15
申请人： Leo Mathew , Dharmesh Jawarani
发明人： Leo Mathew , Dharmesh Jawarani
IPC分类号： H01L21/3205
CPC分类号： H01L31/1804 , H01L31/1896 , Y02E10/547 , Y02P70/521
摘要： A method of forming an electronic device can include forming a patterned layer adjacent to a side of a substrate including a semiconductor material. The method can also include separating a semiconductor layer and the patterned layer from the substrate, wherein the semiconductor layer is a portion of the substrate.
摘要翻译：形成电子器件的方法可以包括形成与包含半导体材料的衬底的一侧相邻的图案化层。该方法还可以包括从衬底分离半导体层和图案化层，其中半导体层是衬底的一部分。

10. 发明授权

US07544576B2 Diffusion barrier for nickel silicides in a semiconductor fabrication process 有权
标题翻译：半导体制造工艺中硅化镍的扩散阻挡层
公开(公告)号：US07544576B2
公开(公告)日：2009-06-09
申请号：US11192968
申请日：2005-07-29
申请人： Dharmesh Jawarani , Chun-Li Liu , Marius K. Orlowski
发明人： Dharmesh Jawarani , Chun-Li Liu , Marius K. Orlowski
IPC分类号： H01L21/40
CPC分类号： H01L29/665 , H01L29/1083 , H01L29/4925 , H01L29/66636 , H01L29/7834
摘要： A semiconductor fabrication method includes forming a gate module overlying a substrate. Recesses are etched in the substrate using the gate module as a mask. A barrier layer is deposited over the wafer and anisotropically etched to form barrier “curtains” on sidewalls of the source/drain recesses. A metal layer is deposited wherein the metal layer contacts a semiconductor within the recess. The wafer is annealed to form a silicide selectively. The diffusivity of the metal with respect to the barrier structure material is an order of magnitude less than the diffusivity of the metal with respect to the semiconductor material. The etched recesses may include re-entrant sidewalls. The metal layer may be a nickel layer and the barrier layer may be a titanium nitride layer. Silicon or silicon germanium epitaxial structures may be formed in the recesses overlying the semiconductor substrate.
摘要翻译：半导体制造方法包括形成覆盖衬底的栅极模块。使用栅极模块作为掩模在衬底中蚀刻凹陷。阻挡层沉积在晶片上并进行各向异性蚀刻以在源极/漏极凹槽的侧壁上形成屏障“窗帘”。沉积金属层，其中金属层与凹部内的半导体接触。将晶片退火以选择性地形成硅化物。金属相对于阻挡结构材料的扩散率比金属相对于半导体材料的扩散率小一个数量级。蚀刻的凹槽可以包括再入口侧壁。金属层可以是镍层，阻挡层可以是氮化钛层。可以在覆盖半导体衬底的凹部中形成硅或硅锗外延结构。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式