专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07468985B2 System independent and scalable packet buffer management architecture for network processors 有权
标题翻译：用于网络处理器的系统独立且可扩展的数据包缓冲管理架构
公开(公告)号：US07468985B2
公开(公告)日：2008-12-23
申请号：US10290766
申请日：2002-11-08
申请人： Faraydon O. Karim , Ramesh Chandra , Bernd H. Stramm
发明人： Faraydon O. Karim , Ramesh Chandra , Bernd H. Stramm
IPC分类号： H04L12/28 , H04L12/56 , G06F9/26
CPC分类号： H04L49/9031 , H04L49/90 , H04L49/901
摘要： A circular buffer storing packets for processing by one or more network processors employs an empty buffer address register identifying where a next received packet should be stored, a next packet address register identifying the next packet to be processed, and a packet-processing address register within each network processor identifying the packet being processed by that network processor. The n-bit addresses to the buffer are mapped or masked from/to the m-bit packet-processing address registers by software, allowing the buffer size to be fully scalable. A dedicated packet retrieval instruction supported by the network processor(s) retrieves a new packet for processing using the next packet address register and copies that into the associated packet-processing address register for use in subsequent accesses. Buffer management is thus independent of the network processor architecture.
摘要翻译：存储用于由一个或多个网络处理器处理的分组的循环缓冲器使用空缓冲器地址寄存器来标识下一个接收到的分组应该被存储在哪里，下一个分组地址寄存器标识下一个待处理分组，以及一个分组处理地址寄存器每个网络处理器识别由该网络处理器正在处理的分组。缓冲区的n位地址由软件映射或掩蔽到m位数据包处理地址寄存器，从而允许缓冲区大小完全可扩展。由网络处理器支持的专用分组检索指令使用下一个分组地址寄存器检索新的分组进行处理，并将其复制到相关的分组处理地址寄存器中以用于随后的访问。因此，缓冲区管理与网络处理器架构无关。

IPRDB

热门服务

关于我们

友情链接

联系方式