会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 81. 发明申请
    • ENTERPRISE LEVEL BUSINESS INFORMATION NETWORKING FOR CHANGES IN A DATABASE
    • 企业级业务信息网络在数据库中的变化
    • US20110113071A1
    • 2011-05-12
    • US12945410
    • 2010-11-12
    • Peter LeeVinod MehraRob Woollen
    • Peter LeeVinod MehraRob Woollen
    • G06F17/30G06F15/16
    • G06F17/30339G06F17/30082G06F17/30165G06F17/30221G06F17/3023G06F17/30424G06F21/6227G06Q10/10G06Q30/02G06Q50/01
    • Systems, apparatus, and methods for implementing enterprise level social and business information networking are provided. Users can receive relevant information about a database system and its users at an appropriate time. Users can then use this relevant information to reduce errors and limit redundant efforts. For example, an update of a record in the database can be identified, and a story created automatically about the update and sent to the users that are following the record. Which updates have stories created and which stories are to be sent to which users can be configured. Other events besides updating of records can also be tracked. For example, actions of a user that result in an event can be tracked, where such tracking can also be configurable. Subscriptions to follow an object can be automatic, and access checks can be used to ensure that unauthorized users do not see certain data.
    • 提供了实施企业级社会和商业信息网络的系统,设备和方法。 用户可以在适当的时间接收有关数据库系统及其用户的相关信息。 然后,用户可以使用此相关信息来减少错误并限制冗余工作。 例如,可以识别数据库中记录的更新,并自动创建关于更新的故事,并将其发送给跟随记录的用户。 哪些更新创建了故事,哪些故事要发送给哪些用户可以配置。 还可以跟踪除记录更新之外的其他事件。 例如,可以跟踪导致事件的用户的动作,这样的跟踪也可以被配置。 可以自动跟踪对象的订阅,并且可以使用访问检查来确保未经授权的用户看不到某些数据。
    • 83. 发明授权
    • Circuit and method for multiple-level programming, reading, and erasing dual-sided nonvolatile memory cell
    • 用于多级编程,读取和擦除双面非易失性存储单元的电路和方法
    • US07855912B2
    • 2010-12-21
    • US12069637
    • 2008-02-12
    • Peter LeeFu-Chang Hsu
    • Peter LeeFu-Chang Hsu
    • G11C11/34
    • H01L29/7887G11C7/18G11C11/5671G11C16/0475G11C16/0483G11C16/08G11C16/24H01L27/115H01L29/7923
    • A control apparatus programs, reads, and erases trapped charges representing multiple data bits from a charge trapping region of a NMOS dual-sided charge-trapping nonvolatile memory cell includes a programming circuit, an erasing circuit, and a reading circuit. The programming circuit provides a negative medium large program voltage to cell's gate along with positive drain and source voltage to inject hot carriers of holes to two charge trapping regions, one of a plurality of threshold adjustment voltages representing a portion of the multiple data bits to the drain and source regions to set the hot carrier charge levels to the two charge trapping regions. The erasing circuit provides a very large positive erase voltage to tunnel the electrons from cell's channel to whole trapping layer including the two charge trapping regions. The reading circuit generates one of a plurality of threshold detection voltages to detect one of a plurality of programmed threshold voltages representative of multiple data bits, generates a drain voltage level to activate the charge-trapping nonvolatile memory cell.
    • 控制装置对来自NMOS双侧电荷捕获非易失性存储单元的电荷捕获区域的多个数据位进行编程,读取和擦除捕获的电荷包括编程电路,擦除电路和读取电路。 编程电路向单元的栅极提供负的中等大的编程电压以及正的漏极和源极电压,以将空穴的热载流子注入到两个电荷俘获区域,多个阈值调整电压中的一个表示多个数据位的一部分 漏极和源极区域,以将热载流子电荷电平设置为两个电荷捕获区域。 擦除电路提供非常大的正擦除电压,以将电子从电池的通道隧穿到包括两个电荷俘获区域的整个俘获层。 读取电路产生多个阈值检测电压中的一个,以检测表示多个数据位的多个编程的阈值电压中的一个,产生漏极电压电平以激活电荷捕获非易失性存储单元。
    • 84. 发明授权
    • System, method and apparatus for enterprise policy management
    • 企业政策管理制度,方法和手段
    • US07805449B1
    • 2010-09-28
    • US11262282
    • 2005-10-28
    • Jeff G. BoneLaura ArbillaKeith ZoellnerBradley MightJeremy KaplanMorry BelkinPeter Lee
    • Jeff G. BoneLaura ArbillaKeith ZoellnerBradley MightJeremy KaplanMorry BelkinPeter Lee
    • G06F7/00G06F17/30
    • G06F17/30091
    • Disclosed are systems, methods and apparatuses for managing objects in an enterprise environment according to policies. According to the invention, each policy rule ties a condition that conceptually lives in a repository to an appropriate action(s). Since each condition can be expressed in terms of metadata, policies can be applied and enforced over managed objects (files and directories) by allowing users to program appropriate corresponding action(s) via manipulating metadata stored in a metadata repository, e.g., a policy could prohibit storing MP3 files in corporate storage. In one embodiment, a user can specify a policy rule that ties the condition “no MP3 files in volumes A-Z” to an action “delete MP3 files from volumes A-Z” via a Web-based user interface. A harvester is disclosed for harvesting metadata across file systems.
    • 公开了根据策略在企业环境中管理对象的系统,方法和装置。 根据本发明,每个策略规则将概念上存在于存储库中的条件与适当的动作联系起来。 由于每个条件都可以用元数据表示,所以可以通过允许用户通过操纵元数据存储库中存储的元数据来编程适当的相应动作,从而可以对被管理对象(文件和目录)应用和实施策略,例如策略 禁止在公司存储中存储MP3文件。 在一个实施例中,用户可以指定将条目“卷A-Z中的MP3文件”与通过基于Web的用户界面从卷A-Z中删除MP3文件的动作相关联的策略规则。 披露收割机用于在文件系统上采集元数据。
    • 88. 发明授权
    • Logic process DRAM
    • 逻辑处理DRAM
    • US07609538B1
    • 2009-10-27
    • US11449957
    • 2006-06-09
    • Winston LeePeter LeeSehat Sutardja
    • Winston LeePeter LeeSehat Sutardja
    • G11C5/06
    • G11C5/063G11C7/02G11C7/12G11C7/18G11C11/4094G11C11/4097H01L27/10885
    • A semiconductor integrated circuit device includes a dynamic random access memory (DRAM) unit. The DRAM unit comprises a plurality of bit line pairs. Each bit line pair includes a first bit line and a second bit line. The first bit line and the second bit line within each bit line pair are aligned adjacent to each other. Each of a plurality of word lines is associated with the bit lines such that an array is formed by the bit lines and the associated word lines. Each bit line is associated with both first and second interconnect layers. Each of a plurality of memory cells is associated with every other bit line along each word line. Each of a plurality of amplifiers is in communication with a first bit line and a second bit line within a bit line pair.
    • 半导体集成电路器件包括动态随机存取存储器(DRAM)单元。 DRAM单元包括多个位线对。 每个位线对包括第一位线和第二位线。 每个位线对内的第一位线和第二位线彼此相邻排列。 多个字线中的每一个与位线相关联,使得阵列由位线和相关联的字线形成。 每个位线都与第一和第二互连层相关联。 多个存储器单元中的每一个与沿着每个字线的每隔一个位线相关联。 多个放大器中的每一个与位线对内的第一位线和第二位线通信。