会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 81. 发明授权
    • Using protected/hidden region of a magnetic media under firmware control
    • 在固件控制下使用磁性介质的保护/隐藏区域
    • US07395420B2
    • 2008-07-01
    • US10364994
    • 2003-02-12
    • Michael A. RothmanVincent J. Zimmer
    • Michael A. RothmanVincent J. Zimmer
    • G06F9/24
    • G06F9/4401
    • A method for accessing a protected area of a magnetic storage device via firmware control. During early system initialization, various firmware components are loaded and executed to initialize a computer system. These components include a firmware driver for accessing magnetic storage devices connected to the computer system. The system firmware enables a protected area on a magnetic storage device to be accessed under firmware control. After firmware accesses, the protected area is closed from access by non-firmware entities (e.g., operating systems) by “hiding” the true size of the media. Mechanisms are disclosed for providing firmware access to the protected area only during pre-boot, and for both pre-boot and run-time operations. The firmware-controlled media access scheme may be used to load firmware stored on magnetic media during pre-boot and to store system information in the protected area during pre-boot and/or run-time operations.
    • 一种通过固件控制访问磁存储设备的保护区域的方法。 在早期系统初始化期间,加载和执行各种固件组件来初始化计算机系统。 这些组件包括用于访问连接到计算机系统的磁存储设备的固件驱动器。 系统固件可以在固件控制下访问磁存储设备上的保护区。 在固件访问之后,通过“隐藏”媒体的真实大小,保护区域被非固件实体(例如,操作系统)的访问封闭。 公开了仅在预引导期间以及用于预引导和运行时操作的情况下提供对保护区的固件访问的机制。 固件控制的媒体访问方案可以用于在预引导期间加载存储在磁性介质上的固件,并且在预引导和/或运行时操作期间将系统信息存储在保护区域中。
    • 83. 发明申请
    • Network booting using a platform management coprocessor
    • 网络启动使用平台管理协处理器
    • US20080046548A1
    • 2008-02-21
    • US11506738
    • 2006-08-18
    • Mark S. DoranVincent J. ZimmerMichael A. Rothman
    • Mark S. DoranVincent J. ZimmerMichael A. Rothman
    • G06F15/16G06F15/177
    • H04L12/66H04L29/12216H04L61/2007
    • Embodiments of a system and method for enabling a target computer to download a boot image and operating system from a boot server computer over a network are described. The target computer system includes a host processor environment and a platform management coprocessor subsystem that includes a microcontroller for providing manageability of the target computer platform. During a network boot procedure, the platform management coprocessor code employs a network access channel to retrieve the boot server name and a network address for the target computer. The platform management coprocessor code implements security measures to help ensure secure interaction between the boot server and the target computer. Once the secure association is established, the network boot process uses the BIOS code for the successive bulk downloads of the operating system to be loaded onto the target computer. Other embodiments are described and claimed.
    • 描述了一种用于使目标计算机能够通过网络从引导服务器计算机下载引导映像和操作系统的系统和方法的实施例。 目标计算机系统包括主处理器环境和平台管理协处理器子系统,其包括用于提供目标计算机平台的可管理性的微控制器。 在网络引导过程中,平台管理协处理器代码采用网络访问通道来检索目标计算机的引导服务器名称和网络地址。 平台管理协处理器代码实现安全措施,以确保引导服务器与目标计算机之间的安全交互。 一旦建立了安全关联,网络启动过程就会使用BIOS代码来连接大量下载的操作系统,以将其加载到目标计算机上。 描述和要求保护其他实施例。
    • 88. 发明授权
    • Interleaved boot block to support multiple processor architectures and method of use
    • 交叉引导块支持多种处理器架构和使用方法
    • US07305544B2
    • 2007-12-04
    • US11010167
    • 2004-12-10
    • Mallik BulusuVincent J. ZimmerRahul Khanna
    • Mallik BulusuVincent J. ZimmerRahul Khanna
    • G06F15/177G06F9/24
    • G06F9/4401
    • A flash memory has an interleaved boot block compatible with multiple processor architectures. The interleaved boot block may include one boot block compatible with a first CPU architecture and another boot block compatible with a second CPU architecture. These two boot blocks may be combined in an interleaved manner in the flash memory so that during a boot process only one of the two boot blocks executes, although both are stored in the flash memory. By interleaving different boot blocks, a common socket computer system capable of supporting multiple processor architectures may be achieved without fully replacing an incompatible basic input/output system (BIOS). Further, the flash memory may contain an updatable portion in which any BIOS segments incompatible with a processor architecture may be updated via a recovery, or update, process.
    • 闪存具有与多种处理器架构兼容的交错引导块。 交错的引导块可以包括与第一CPU架构兼容的一个引导块和与第二CPU架构兼容的另一启动块。 这两个引导块可以以交错方式组合在闪速存储器中,使得在引导过程中,两个引导块中只有一个执行,尽管两者都存储在闪速存储器中。 通过交织不同的引导块,可以在不完全替换不兼容的基本输入/输出系统(BIOS)的情况下实现能够支持多处理器体系结构的公共套接字计算机系统。 此外,闪存可以包含可更新部分,其中可以经由恢复或更新过程来更新与处理器架构不兼容的任何BIOS段。