专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

81. 发明授权

US07656228B2 Matching circuit and multi-band amplifier 有权
标题翻译：匹配电路和多频段放大器
公开(公告)号：US07656228B2
公开(公告)日：2010-02-02
申请号：US11926764
申请日：2007-10-29
申请人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
发明人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
IPC分类号： H03F3/68
CPC分类号： H03F3/602 , H03F1/0288 , H03F1/56 , H03F2200/111 , H03F2200/423 , H04B1/0057 , H04B1/0458
摘要： A matching circuit includes a demultiplexer for demultiplexing a signal outputted from an amplification device into signals of respective frequency bands, and at least two matching blocks which are connected to the demultiplexer, are respectively fed with the signals of the respective frequency bands, and perform impedance matching in the respective frequency bands of the inputted signals. Impedance matching is performed on each of the demultiplexed signals of the respective frequency bands, thereby achieving a matching circuit capable of efficiently performing impedance matching in the respective frequency bands. With this matching circuit, it is possible to achieve a multi-band amplifier capable of simultaneously amplifying signals of multiple frequency bands with high efficiency and low noise.
摘要翻译：匹配电路包括用于将从放大装置输出的信号解复用为相应频带信号的多路分解器，以及连接到解复用器的至少两个匹配块，分别馈送各个频带的信号，并执行阻抗在输入信号的各个频带中进行匹配。对各频带的解复用信号进行阻抗匹配，从而实现能够有效地进行各频带的阻抗匹配的匹配电路。利用该匹配电路，可以实现能够以高效率和低噪声同时放大多个频带的信号的多频带放大器。

82. 发明授权

US07532075B2 Bias circuit 有权
标题翻译：偏置电路
公开(公告)号：US07532075B2
公开(公告)日：2009-05-12
申请号：US11924027
申请日：2007-10-25
申请人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
发明人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
IPC分类号： H03F3/04
CPC分类号： H03F3/189
摘要： A bias circuit 100 comprises: a first reactance means 2 connected to an AC circuit; a second reactance means 3 connected to the first reactance means 2; a switch 7 connected to a connection point 210 between them; a third reactance means 8 connected to the switch 7; a capacitive means 4 connected to the second reactance means 3; and a DC circuit 5 connected to a connection point 220 between the second reactance means 3 and the capacitive means 4; wherein the connection point 220 is grounded in terms of alternating current. The connection point 210 is at a position such that impedance as viewed from the connection point 210 toward the capacitive means 4 is sufficiently large at a second frequency different from a first frequency. Impedance as viewed from a bias point 800 toward the bias circuit is sufficiently large at any of the frequencies.
摘要翻译：偏置电路100包括：连接到AC电路的第一电抗装置2; 连接到第一电抗装置2的第二电抗装置3; 连接到它们之间的连接点210的开关7; 连接到开关7的第三电抗装置8; 连接到第二电抗装置3的电容装置4; 以及连接到第二电抗装置3和电容装置4之间的连接点220的DC电路5; 其中连接点220以交流电接地。连接点210处于使得从连接点210朝向电容装置4观察的阻抗在不同于第一频率的第二频率下足够大的位置。从偏置点800朝向偏置电路观察的阻抗在任何频率处都足够大。

83. 发明申请

US20070115065A1 STABILIZATION CIRCUIT AND MULTIBAND AMPLIFICATION CIRCUIT 有权
标题翻译：稳定电路和多功能放大电路
公开(公告)号：US20070115065A1
公开(公告)日：2007-05-24
申请号：US11561616
申请日：2006-11-20
申请人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
发明人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
IPC分类号： H03F3/191
CPC分类号： H03F3/601 , H03F1/086 , H03F1/56 , H03F3/191 , H03F2200/111 , H03F2200/12 , H03F2200/222 , H03F2200/249 , H03F2200/252 , H03F2200/255 , H03F2200/27 , H03F2200/372 , H03F2200/387 , H03F2200/417 , H03F2200/423 , H03H7/40 , H03H11/30 , H04B1/0053 , H04B1/0458
摘要： A stabilization circuit 100 which comprises: serial stabilization blocks 110, 120 connected in series, with respect to a signal to be amplified, with an amplification element; parallel stabilization blocks 130, 140 connected in parallel with the amplification element, with respect to a signal to be amplified; and a switch parts 150 capable of connecting and disconnecting said parallel stabilization block 140, with respect to a signal to be amplified.
摘要翻译：稳定电路100，其包括：串联稳定块110,120，相对于要被放大的信号串联连接到放大元件; 相对于要放大的信号，与放大元件并联连接的并联稳定块130,140; 以及能够相对于要放大的信号来连接和断开所述并联稳定块140的开关部件150。

84. 发明申请

US20060232359A1 Quadrature hybrid circuit 失效
标题翻译：正交混合电路
公开(公告)号：US20060232359A1
公开(公告)日：2006-10-19
申请号：US11397723
申请日：2006-04-05
申请人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
发明人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
IPC分类号： H01P5/22
CPC分类号： H01P5/227
摘要： Four variable reactance means (10-13) are connected, respectively, to the four ports (1-4) of a quadrature hybrid circuit which is composed of four ring-linked two-port circuits (180-183) each composed of a transmission line or multiple lumped reactance elements, so that by changing the reactance values of the four variable reactance means (10-13), operating frequency of the quadrature hybrid circuit can be selectively changed.
摘要翻译：四个可变电抗装置（10-13）分别连接到正交混合电路的四个端口（1-4），该正交混合电路由四个环形双端口电路（180-183）组成，每个由传输线或多个集总电抗元件，使得通过改变四个可变电抗装置（10-13）的电抗值，可以选择性地改变正交混合电路的工作频率。

85. 发明申请

US20060202764A1 Bias circuit 有权
标题翻译：偏置电路
公开(公告)号：US20060202764A1
公开(公告)日：2006-09-14
申请号：US11370863
申请日：2006-03-09
申请人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
发明人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
IPC分类号： H03F3/04
CPC分类号： H03F1/30 , H03F3/191 , H03F2200/111 , H03F2200/249 , H03F2200/252 , H03F2200/27
摘要： The present invention has for its object to provide a bias circuit capable of handling multiple frequency bands, which has a low number of parts and can be miniaturized. As a solving means therefor, the bias circuit of the present invention comprises: a first reactance means 2 and a second reactance means 5, one end each of which is connected to a bias point 210 to which an alternating current signal is supplied; a capacitive means 3 connecting the other end of first reactance means 2; and a direct-current circuit 4 supplying a direct-current bias signal to the connection point of first reactance means 2 and capacitive means 3. Then, the reactance values of first and second reactance means 2, 5 have been set so as to make the combined admittance, seen from the alternating current signal supply point toward the side of first reactance element 2 and second reactance element 5, zero.
摘要翻译：本发明的目的是提供一种能够处理多个频带的偏置电路，其具有少量的部件并且可以被小型化。作为其解决方案，本发明的偏置电路包括：第一电抗装置2和第二电抗装置5，其一端连接到供应有交流信号的偏置点210; 连接第一电抗装置2的另一端的电容装置3; 以及向第一电抗装置2和电容装置3的连接点提供直流偏置信号的直流电路4。然后，第一和第二电抗装置2,5的电抗值被设定为使得从交流信号供给点朝向第一电抗元件2和第二电抗元件5的一侧看去的组合导纳为零。

86. 发明授权

US08086191B2 Leakage power reduction apparatus 有权
标题翻译：漏电减压装置
公开(公告)号：US08086191B2
公开(公告)日：2011-12-27
申请号：US12114218
申请日：2008-05-02
申请人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
发明人： Atsushi Fukuda , Hiroshi Okazaki , Shoichi Narahashi
IPC分类号： H04B1/04
CPC分类号： H04B1/525
摘要： A circulator extracts a transmission signal sent from a transmitter to antenna via the circulator and a duplexer, reflected by an antenna, and returned via the duplexer to the transmitter side. The amplitude and phase of the extracted signal are adjusted by an amplitude-and-phase adjuster to generate an offset signal having the same amplitude and the opposite phase with respect to a leaking transmission signal included in a signal output from a third terminal of the duplexer when combined by a combiner. The offset signal is combined in the combiner with the leaking transmission signal included in the signal output from the third terminal of the duplexer to suppress the leaking transmission signal.
摘要翻译：循环器通过循环器和双工器从天线发送到天线的天线反射并通过双工器返回到发射机侧。所提取的信号的振幅和相位由幅度和相位调整器调整，以产生相对于从双工器的第三端输出的信号中包含的泄漏传输信号具有相同幅度和相反相位的偏移信号当由组合器组合时。偏移信号在组合器中与包含在从双工器的第三端子输出的信号中的泄漏传输信号组合以抑制泄露的传输信号。

87. 发明申请

US20090167458A1 MATCHING CIRCUIT 失效
标题翻译：匹配电路
公开(公告)号：US20090167458A1
公开(公告)日：2009-07-02
申请号：US12396980
申请日：2009-03-03
申请人： Atsushi FUKUDA , Hiroshi Okazaki , Shoichi Narahashi
发明人： Atsushi FUKUDA , Hiroshi Okazaki , Shoichi Narahashi
IPC分类号： H03H7/38
CPC分类号： H03H7/383 , H04B1/0458
摘要： The present invention has for its object to provide a matching circuit with multiband capability which can be reduced in size, even if the number of handled frequency bands rises. The matching circuit of the present invention comprises a load having frequency-dependent characteristics, a first matching block connected with one end to the load with frequency-dependent characteristics, and a second matching block formed by lumped elements connected in series to the first matching block. And then, when a certain frequency band is used, matching is obtained with the series impedance of the first matching block and the second matching block. When a separate frequency band is used, a π-type circuit is constituted by connecting auxiliary matching blocks to both sides of the second matching block. Next, at the same frequency, by taking the combined impedance of this π-type circuit and a load whose characteristics do not depend on the frequency to be Z0, the influence of the second matching block is removed.
摘要翻译：本发明的目的是提供一种具有多频带能力的匹配电路，即使处理的频带的数量上升，也能够减小其尺寸。本发明的匹配电路包括具有频率相关特性的负载，与一端连接到具有频率相关特性的负载的第一匹配块，以及由串联连接到第一匹配块的集总元件形成的第二匹配块。然后，当使用某个频带时，利用第一匹配块和第二匹配块的串联阻抗获得匹配。当使用单独的频带时，通过将辅助匹配块连接到第二匹配块的两侧来构成pi型电路。接下来，在相同的频率下，通过将该pi型电路的组合阻抗和其特性不依赖于频率的负载为Z0，去除第二匹配块的影响。

88. 发明授权

US08594231B2 Power series digital predistorter and distortion compensation control method therefor 有权
标题翻译：电力系列数字预失真器和失真补偿控制方法
公开(公告)号：US08594231B2
公开(公告)日：2013-11-26
申请号：US12868063
申请日：2010-08-25
申请人： Junya Ohkawara , Yasunori Suzuki , Shoichi Narahashi
发明人： Junya Ohkawara , Yasunori Suzuki , Shoichi Narahashi
IPC分类号： H04K1/02 , H04L25/49
CPC分类号： H03F1/3247 , H03F1/3294
摘要： A power series digital predistorter and a distortion compensation control method for the power series digital predistorter are capable of adjusting the coefficients of a frequency characteristic compensator at high speed. A controller in the power series digital predistorter collectively sets adjustment amounts for the phases in bands in an N-th order frequency characteristic compensator; collectively sets adjustment amounts for the amplitudes in the bands in the N-th order frequency characteristic compensator; determines whether an index indicating the degree of cancellation of a distortion component generated in a power amplifier satisfies a preset condition; and, if the index does not satisfy the condition, performs control such that the adjustment amounts for the phases and the adjustment amounts for the amplitudes are set again.
摘要翻译：功率系列数字预失真器和功率级数字预失真器的失真补偿控制方法能够高速调整频率特性补偿器的系数。功率系列数字预失真器中的控制器共同设定N阶频率特性补偿器中的频带中的相位的调整量; 共同设定N阶频率特性补偿器中的频带中的振幅的调整量; 确定指示在功率放大器中产生的失真分量的消除程度的指标是否满足预设条件; 并且如果索引不满足条件，则进行控制，使得相位的调整量和振幅的调整量再次被设定。

89. 发明申请

US20100060356A1 POWER SERIES PREDISTORTER AND CONTROL METHOD THEREOF 有权
标题翻译：电力系列预测器及其控制方法
公开(公告)号：US20100060356A1
公开(公告)日：2010-03-11
申请号：US12555420
申请日：2009-09-08
申请人： Yasunori SUZUKI , Shoichi Narahashi , Jyunya Ohkawara
发明人： Yasunori SUZUKI , Shoichi Narahashi , Jyunya Ohkawara
IPC分类号： H03F1/26
CPC分类号： H03F1/3247 , H03F1/3258
摘要： A power series predistorter of the present invention includes a delay path for delaying a signal, a distortion generation path having an N-th order distortion generator and a vector adjuster, a divider for dividing an input signal between the delay path and the distortion generation path, a combiner for combining the output signal of the delay path and the output signal of the distortion generation path, and a controller for controlling the vector adjuster. The controller includes a setting unit, a distortion component measurement unit, a minimum condition calculation unit, and a recording unit. The setting unit specifies the phase or amplitude value of the vector adjuster. The distortion component measurement unit measures the distortion component of a power amplifier. The minimum condition calculation unit obtains a phase or amplitude value that minimizes the distortion component by function approximation, using the magnitude of the distortion components corresponding to three or more phase or amplitude values specified for sampling by the setting unit.
摘要翻译：本发明的功率系列预失真器包括用于延迟信号的延迟路径，具有N阶失真发生器和向量调整器的失真产生路径，用于对延迟路径和失真产生路径之间的输入信号进行分频的分频器，用于组合延迟路径的输出信号和失真产生路径的输出信号的组合器，以及用于控制矢量调节器的控制器。控制器包括设置单元，失真分量测量单元，最小条件计算单元和记录单元。设定单位指定矢量调节器的相位或幅度值。失真分量测量单元测量功率放大器的失真分量。最小条件计算单元使用通过设置单元进行采样指定的三个或更多个相位或幅度值的对应于失真分量的幅度，通过函数近似获得使失真分量最小化的相位或幅度值。

90. 发明授权

US07634238B2 Multi-band lookup table type predistorter 失效
标题翻译：多频段查找表型预失真器
公开(公告)号：US07634238B2
公开(公告)日：2009-12-15
申请号：US11444494
申请日：2006-06-01
申请人： Yasunori Suzuki , Shoichi Narahashi
发明人： Yasunori Suzuki , Shoichi Narahashi
IPC分类号： H04B1/04
CPC分类号： H03F1/3252 , H03F1/3247 , H03F2200/111
摘要： A lookup table type predistorter for reading out distortion compensation data by using a difference signal between a power amplifier input signal and an output signal as a reference signal; wherein N input side variable band signal extractors extract transmitting signals in N frequency bands from the input signal, N output side variable band signal extractors extract signals in N frequency bands from the output of power amplifier, and N difference detectors detect differences between N frequency band signals respectively detected at the input side and the output side as N reference signals, which are used to read out N compensation data from N lookup tables, the N compensation data are added to the transmitting signals in N frequency bands, and N results of addition are combined to produce an output of the predistorter.
摘要翻译：一种查找表型预失真器，用于通过使用功率放大器输入信号和输出信号之间的差分信号作为参考信号来读出失真补偿数据; 其中N个输入侧可变频带信号提取器从输入信号中提取N个频带中的发送信号，N个输出侧可变频带信号提取器从功率放大器的输出端提取N个频带中的信号，并且N个差分检测器检测N个频带分别在输入侧和输出侧检测到的信号作为用于从N个查找表读出N个补偿数据的N个参考信号，将N个补偿数据相加到N个频带中的发送信号，并将N个加法结果被组合以产生预失真器的输出。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式