专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

71. 发明申请

US20080296730A1 Semiconductor device 有权
标题翻译：半导体器件
公开(公告)号：US20080296730A1
公开(公告)日：2008-12-04
申请号：US12155232
申请日：2008-05-30
申请人： Yuichi Nakao , Takahisa Yamaha
发明人： Yuichi Nakao , Takahisa Yamaha
IPC分类号： H01L29/92 , H01L23/52
CPC分类号： H01L28/60 , H01L23/5223 , H01L23/53223 , H01L23/53238 , H01L23/53295 , H01L27/0805 , H01L2224/05001 , H01L2224/05026 , H01L2224/05166 , H01L2224/05181 , H01L2224/05184 , H01L2224/05548 , H01L2224/05647 , H01L2224/13 , H01L2924/13091 , H01L2924/00 , H01L2924/00014
摘要： A semiconductor device according to the present invention has a multilayer wiring structure laminating and disposing a plurality of with sandwiching an insulating film and includes: a copper wire having copper as a main component; an insulating film formed on the copper wire; an aluminum wire having aluminum as a main component and formed on the insulating film to be electrically connected to the copper wire via a via hole formed to penetrate through the insulating film; and a surface protective film formed on the aluminum wire; and the surface protective film formed with a pad opening exposing a portion of the aluminum wire as an electrode pad for electrical connection with an external portion.
摘要翻译：根据本发明的半导体器件具有多层布线结构，其层叠并设置多个夹着绝缘膜的多层布线结构，并且包括：以铜为主要成分的铜线; 形成在铜线上的绝缘膜; 铝线，其以铝为主要成分，并形成在所述绝缘膜上，以通过形成为穿透所述绝缘膜的通孔与所述铜线电连接; 和形成在铝线上的表面保护膜; 并且所述表面保护膜形成有用于使铝线的一部分暴露于与外部部分电连接的电极焊盘的焊盘开口。

72. 发明申请

US20080122094A1 METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE 审中-公开
标题翻译：制造半导体器件和半导体器件的方法
公开(公告)号：US20080122094A1
公开(公告)日：2008-05-29
申请号：US11945766
申请日：2007-11-27
申请人： Yuichi Nakao , Takahisa Yamaha
发明人： Yuichi Nakao , Takahisa Yamaha
IPC分类号： H01L23/532 , H01L21/4763
CPC分类号： H01L23/53238 , H01L21/76843 , H01L21/76855 , H01L2924/0002 , H01L2924/00
摘要： In a method of manufacturing a semiconductor device according to the present invention, a wiring trench is formed on the surface of an insulating film, and the inner surface of this wiring trench is thereafter coated with an alloy film made of an alloy material containing copper and a prescribed metallic element. After this coating with the alloy film, a copper film is laminated on the insulating film to fill up the wiring trench. Then, unnecessary portions of the copper film outside the wiring trench are removed, so that the surface of the copper film remaining in the wiring trench is generally flush with the surface of the insulating film. Thereafter heat treatment is performed. The prescribed metallic element is deposited on the wiring trench due to this heat treatment. Then, the prescribed metallic element deposited on the wiring trench is removed.
摘要翻译：在制造本发明的半导体器件的方法中，在绝缘膜的表面上形成布线沟槽，然后用由含铜的合金材料制成的合金膜涂覆该布线沟槽的内表面，规定的金属元素。在用合金膜涂覆之后，在绝缘膜上层压铜膜以填充布线沟槽。然后，除去布线沟槽外部的铜膜的不必要部分，使得残留在布线沟槽中的铜膜的表面与绝缘膜的表面大致齐平。然后进行热处理。由于这种热处理，规定的金属元素沉积在布线沟槽上。然后，去除沉积在布线沟槽上的规定金属元素。

73. 发明申请

US20070163363A1 Coriolis flowmeter 有权
标题翻译：科里奥利流量计
公开(公告)号：US20070163363A1
公开(公告)日：2007-07-19
申请号：US10585939
申请日：2004-09-24
申请人： Hirokazu Kitami , Yuichi Nakao , Norio Sukemura
发明人： Hirokazu Kitami , Yuichi Nakao , Norio Sukemura
IPC分类号： G01F1/84
CPC分类号： G01F1/8409 , G01F1/8413 , G01F1/8477 , G01F1/8486 , G01N2009/006
摘要： A first inlet portion 4, a second inlet portion 6, a first outlet portion 5, and a second outlet portion 7 are fixed to a fixing member 8, and a connecting tube portion 9 is provided between the first outlet portion 5 and the second inlet portion 6. Further, the first inlet portion 4 and the second inlet portion 6 are arranged in a non-parallel state such that the distance between the two increases as they depart from the fixing member 8, and the first outlet portion 5 and the second outlet portion 7 are similarly arranged in a non-parallel state, the first inlet portion 4 and the second inlet portion 6 and the first outlet portion 5 and the second outlet portion 7 being arranged symmetrically. Further, the first outlet portion 5, the second inlet portion 6, and the connecting tube portion 9 are arranged such that their three tube axes are in a straight line.
摘要翻译：第一入口部分4，第二入口部分6，第一出口部分5和第二出口部分7固定到固定部件8上，连接管部分9设置在第一出口部分5和第二入口第6部分。此外，第一入口部分4和第二入口部分6布置成非平行状态，使得它们之间的距离随着离开固定构件8，第一出口部分5和第二出口部分7而增加类似地布置成非平行状态，第一入口部分4和第二入口部分6以及第一出口部分5和第二出口部分7对称地布置。此外，第一出口部分5，第二入口部分6和连接管部分9布置成使得它们的三个管轴线成直线。

74. 发明授权

US5765084A Printing apparatus and a printing method 失效
标题翻译：印刷装置和印刷方法
公开(公告)号：US5765084A
公开(公告)日：1998-06-09
申请号：US617831
申请日：1996-06-03
申请人： Hiroyoshi Asada , Yuichi Nakao , Jun Inagaki
发明人： Hiroyoshi Asada , Yuichi Nakao , Jun Inagaki
IPC分类号： G03G15/16 , G03G15/01
CPC分类号： G03G15/161 , G03G15/1605 , G03G2215/018 , G03G2215/0629
摘要： The present invention is a printing apparatus, in which toner images on a latent image bearing member are electrically transferred onto an intermediate transfer member, for recording onto a recording medium, comprising charging the surface of the intermediate transfer member in the same polarity as the toner image whenever each of the toner images is transferred from the latent image bearing member onto the intermediate transfer member. The present invention can present a printing apparatus and printing method for suppressing the reverse transfer of the toner images onto the photosensitive element when the toner images are transferred in lamination onto the intermediate transfer member, for example, in an electrophotographic printer.
摘要翻译： PCT No.PCT / JP95 / 01347 Sec。 371日期：1996年6月3日 102（e）日期1996年6月3日PCT Filed 1995年7月6日PCT公布。公开号WO96 / 02024 日本1996年1月25日本发明是一种印刷装置，其中将潜影承载部件上的调色剂图像电转印到中间转印部件上，用于记录在记录介质上，包括将中间转印部件的表面每当调色剂图像从潜像承载部件转印到中间转印部件上时，与调色剂图像相同的极性。本发明可以提供一种打印装置和打印方法，用于当调色剂图像在层压中转印到中间转印部件上时，例如在电子照相打印机中，抑制调色剂图像在感光元件上的反向转印。

75. 发明授权

US5719517A Clock generating circuit for digital circuit operating in synchronism with clock, semiconductor integrated circuit including them, and logical gate used for them 失效
标题翻译：用于与时钟同步工作的数字电路的时钟发生电路，包括它们的半导体集成电路以及用于它们的逻辑门
公开(公告)号：US5719517A
公开(公告)日：1998-02-17
申请号：US612205
申请日：1996-03-07
申请人： Yuichi Nakao
发明人： Yuichi Nakao
IPC分类号： G06F1/10 , H03B5/06
CPC分类号： G06F1/10
摘要： An oscillation stop signal holding latch 3 which stores a value deciding significant/unsignificant of an oscillation stop signal 4, and a NOR gate 21 which controls, when the oscillation stop signal 4 is significant, to stop the generation of a clock signal 7 and controls, when a predetermined signal is inputted from an input terminal 1 of an external signal in the abovementioned states with the oscillation stop signal being unsignificant, to resume the generation of the clock signal 7, and further a sampling circuit 10 between the input terminal 1 of the external signal and the oscillation stop signal holding latch 3 are provided. And a gate circuit 30 which forcibly makes the oscillation stop signal 4 become unsignificant so as to generate the clock signal 7 when the input signal from the input terminal 1 of the external signal is significant is provided. This enables the sampling circuit 10 to sample the input signal from the input terminal 1 of the external signal.
摘要翻译：振荡停止信号保持锁存器3，其存储判定振荡停止信号4的有效/无效的值;以及NOR门21，其在振荡停止信号4为有效时，停止产生时钟信号7并进行控制当在上述状态下从外部信号的输入端子1输入规定的信号，振荡停止信号为无效时，恢复时钟信号7的生成，进一步的，在输入端子1之间的采样电路10 提供外部信号和振荡停止信号保持锁存器3。并且提供强制使振荡停止信号4的门电路30变得无效，以便当来自外部信号的输入端1的输入信号是有效时产生时钟信号7。这使得采样电路10可以从外部信号的输入端子1采样输入信号。

76. 发明授权

US5537659A Bus controller for adjusting port size communication between a bus master and bus slave using bus master information 失效
标题翻译：总线控制器，用于使用总线主控信息调整总线主站和总线从站之间的端口大小通信
公开(公告)号：US5537659A
公开(公告)日：1996-07-16
申请号：US397534
申请日：1995-03-02
申请人： Yuichi Nakao
发明人： Yuichi Nakao
IPC分类号： G06F13/16 , G06F12/04 , G06F13/36 , G06F13/40 , G06F13/38 , G06F13/00
CPC分类号： G06F13/4018
摘要： A bus controller (20) for a data processing system, in which data is transferred between a bus master (10) and a bus slave (30) of a plurality of different data port sizes, is able to obtain port size information from an address signal using an incorporated address area/port size correspondence table (211), whereby a port size signal as a response signal from the bus slave is made unnecessary, thus simplifying the data processing system.
摘要翻译：一种用于数据处理系统的总线控制器（20），其中数据在总线主机（10）和多个不同数据端口大小的总线从机（30）之间传送，能够从地址获取端口大小信息信号使用并入的地址区域/端口大小对应表（211），从而不需要作为来自总线从站的响应信号的端口大小信号，从而简化了数据处理系统。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式