专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

71. 发明授权

US07328374B2 Method and apparatus for implementing assertions in hardware 有权
标题翻译：用于在硬件中实现断言的方法和装置
公开(公告)号：US07328374B2
公开(公告)日：2008-02-05
申请号：US10835485
申请日：2004-04-29
申请人： William Preston Alexander, III , Robert Tod Dimpsey , Frank Eliot Levine , Robert John Urquhart
发明人： William Preston Alexander, III , Robert Tod Dimpsey , Frank Eliot Levine , Robert John Urquhart
IPC分类号： G06F11/00
CPC分类号： G06F11/3612
摘要： A method, apparatus, and computer instructions in a processor for checking assertions. A determination by the processor is made as to whether metadata for an assertion is associated with the memory location, in response to detecting a change in data in a memory location. The data to the assertion is compared by the processor, in response to the metadata being associated with the memory location. An error is generated by the processor if the assertion is invalid, with respect to the data. The processor checks the assertions for validity.
摘要翻译：一种用于检查断言的处理器中的方法，装置和计算机指令。响应于检测到存储器位置中的数据的改变，由处理器确定用于断言的元数据是否与存储器位置相关联。响应于与存储器位置相关联的元数据，由处理器比较到断言的数据。如果关于数据的断言无效，处理器会产生错误。处理器检查断言的有效性。

72. 发明授权

US07296130B2 Method and apparatus for providing hardware assistance for data access coverage on dynamically allocated data 失效
标题翻译：用于为动态分配的数据的数据访问覆盖提供硬件辅助的方法和装置
公开(公告)号：US07296130B2
公开(公告)日：2007-11-13
申请号：US10806633
申请日：2004-03-22
申请人： Robert Tod Dimpsey , Frank Eliot Levine , Robert John Urquhart
发明人： Robert Tod Dimpsey , Frank Eliot Levine , Robert John Urquhart
IPC分类号： G06F12/00 , G06F13/16
CPC分类号： G06F9/3824 , G06F9/383 , G06F11/3466 , G06F11/348 , G06F11/3676 , G06F12/0862 , G06F2201/88 , G06F2212/6028
摘要： A method, apparatus, and computer instructions for generating coverage data for accesses to dynamically allocated data during execution of code in a data processing system. In response to a request to dynamically allocate a memory area for dynamically allocated data, the memory area is dynamically allocated during execution of the code. The memory area is associated with a data access indicator in response to dynamically allocating this memory area. A determination is made as to whether an access to a memory location associated with the data access indicator has occurred, in response to executing an instruction in the code at a processor in the data processing system. If the data access indicator is associated with the memory area, a state of the data access indicator by the processor is changed when the instruction is executed. The coverage data for the dynamically allocated data is generated during execution of the code by the processor.
摘要翻译：一种用于在数据处理系统中的代码执行期间生成用于访问动态分配的数据的覆盖数据的方法，装置和计算机指令。响应于动态分配用于动态分配的数据的存储区域的请求，在代码执行期间动态地分配存储器区域。响应于动态分配该存储器区域，存储器区域与数据访问指示符相关联。响应于在数据处理系统中的处理器处执行代码中的指令，确定是否已经发生对与数据访问指示符相关联的存储器位置的访问。如果数据访问指示符与存储器区域相关联，则在执行指令时改变处理器的数据访问指示符的状态。动态分配的数据的覆盖数据是在处理器执行代码期间产生的。

73. 发明授权

US07225309B2 Method and system for autonomic performance improvements in an application via memory relocation 有权
标题翻译：通过存储器重定位在应用程序中自主性能改进的方法和系统
公开(公告)号：US07225309B2
公开(公告)日：2007-05-29
申请号：US10682436
申请日：2003-10-09
申请人： Jimmie Earl DeWitt, Jr. , Frank Eliot Levine , Christopher Michael Richardson , Robert John Urquhart
发明人： Jimmie Earl DeWitt, Jr. , Frank Eliot Levine , Christopher Michael Richardson , Robert John Urquhart
IPC分类号： G06F12/00
CPC分类号： G06F11/348 , G06F8/41 , G06F11/3471 , G06F2201/86 , G06F2201/88
摘要： A method, an apparatus, and a computer program product in a data processing system are presented for using hardware assistance for gathering performance information that significantly reduces the overhead in gathering such information. Performance indicators are associated with instructions or memory locations, and processing of the performance indicators enables counting of events associated with execution of those instructions or events associated with accesses to those memory locations. The performance information that has been dynamically gathered from the assisting hardware is available to the software application during runtime in order to autonomically affect the behavior of the software application, particularly to enhance its performance. For example, the counted events may be used to autonomically improve the performance of the execution of an application by relocating code segments and data areas.
摘要翻译：提出了一种数据处理系统中的方法，装置和计算机程序产品，用于使用硬件辅助来收集性能信息，这显着地减少了收集这些信息的开销。性能指标与指令或存储器位置相关联，并且性能指示符的处理使得能够对与执行与那些存储器位置的访问相关联的指令或事件相关联的事件进行计数。在运行期间，从辅助硬件动态收集的性能信息可用于软件应用程序，以便自主地影响软件应用程序的行为，特别是增强其性能。例如，计数事件可以用于通过重新定位代码段和数据区来自动地改进应用的执行的性能。

74. 发明授权

US07114150B2 Apparatus and method for dynamic instrumenting of code to minimize system perturbation 失效
标题翻译：用于动态测量代码以最小化系统扰动的装置和方法
公开(公告)号：US07114150B2
公开(公告)日：2006-09-26
申请号：US10365991
申请日：2003-02-13
申请人： Robert Tod Dimpsey , Frank Eliot Levine , Robert John Urquhart
发明人： Robert Tod Dimpsey , Frank Eliot Levine , Robert John Urquhart
IPC分类号： G06F9/44
CPC分类号： G06F11/3636 , G06F11/3409 , G06F11/3466 , G06F11/3644 , G06F2201/81 , G06F2201/815 , G06F2201/86 , G06F2201/865 , G06F2201/88
摘要： An apparatus and method are provided for the dynamic instrumentation of code to minimize system perturbation during tracing of the execution of the code. With the apparatus and method, “hot spots” in the execution of the code are dynamically determined during tracing of the execution of the code. These “hot spots” are dynamically instrumented, i.e. an event hook is inserted, to cause control to be passed to a handler that determines a caller of the “hot spot” method. The method that called the “hot spot” method, or “caller” method, is identified from a call stack and is dynamically instrumented for an appropriate metric so that the next time the calling method is executed, the dynamically inserted hooks are executed. The execution of the hooks in the caller method is continued for a predetermined period, e.g., number of invocations, to get an understanding of the caller method's characteristics. A list of callers of instrumented methods is maintained and used to determine one or more calling methods of the instrumented caller method. One or more of these calling methods may be instrumented and the hooks inserted in the instrumented caller method (called by the one or more calling methods), are removed. In this way, the call graph of the hot spots of a program execution is “walked up” and characterized over time.
摘要翻译：提供了一种用于在代码执行跟踪期间对代码进行动态检测以最小化系统扰动的装置和方法。利用该装置和方法，在代码执行的跟踪期间动态地确定代码执行中的“热点”。这些“热点”被动态地装配，即插入事件钩子，以使得控制被传递给确定呼叫者“热点”方法的处理程序。称为“热点”方法或“呼叫者”方法的方法是从调用堆栈中识别的，并为适当的度量进行动态检测，以便下次执行调用方法时，会执行动态插入的钩子。调用方法中的挂钩的执行持续一段预定时间，例如调用次数，以便了解呼叫者方法的特征。维护检测方法的呼叫者列表，并用于确定被调用呼叫者方法的一个或多个呼叫方法。可以对这些调用方法中的一个或多个进行检测，并且删除插入到被调用的调用方法中的钩子（由一个或多个调用方法调用）。以这种方式，程序执行的热点的调用图被“走过”并且随着时间的推移而被表征。

75. 发明授权

US07114036B2 Method and apparatus for autonomically moving cache entries to dedicated storage when false cache line sharing is detected 有权
标题翻译：当检测到虚拟高速缓存行共享时，用于将高速缓存条目自动移动到专用存储器的方法和装置
公开(公告)号：US07114036B2
公开(公告)日：2006-09-26
申请号：US10757227
申请日：2004-01-14
申请人： Jimmie Earl DeWitt, Jr. , Frank Eliot Levine , Christopher Michael Richardson , Robert John Urquhart
发明人： Jimmie Earl DeWitt, Jr. , Frank Eliot Levine , Christopher Michael Richardson , Robert John Urquhart
IPC分类号： G06F12/00 , G06F13/24 , G06F9/00
CPC分类号： G06F9/3836 , G06F9/30181 , G06F9/384 , G06F9/3857 , G06F12/0806 , G06F12/0815
摘要： A method, apparatus, and computer instructions in a data processing system for processing instructions are provided. Instructions are received at a processor in the data processing system. If a selected indicator is associated with the instruction, counting of each event associated with the execution of the instruction is enabled. In some embodiments, when it is determined that a cache line is being falsely shared using the performance indicators and counters, an interrupt may be generated and sent to a performance monitoring application. An interrupt handler of the performance monitoring application will recognize this interrupt as indicating false sharing of a cache line. Rather than reloading the cache line in a normal fashion, the data or instructions being accessed may be written to a separate area of cache or memory area dedicated to false cache line sharing data. The code may then be modified by inserting a pointer to this new area of cache or memory. Thus, when the code again attempts to access this area of the cache, the access is redirected to the new cache or memory area rather than to the previous area of the cache that was subject to false sharing. In this way, reloads of the cache line may be avoided.
摘要翻译：提供了用于处理指令的数据处理系统中的方法，装置和计算机指令。在数据处理系统的处理器处接收指令。如果所选择的指示符与指令相关联，则启用与执行指令相关联的每个事件的计数。在一些实施例中，当使用性能指示符和计数器确定高速缓存行被错误地共享时，可以产生中断并将其发送到性能监视应用。性能监视应用程序的中断处理程序将会将此中断视为指示高速缓存行的虚假共享。不是以正常方式重新加载高速缓存线，正在访问的数据或指令可以写入专用于虚拟高速缓存行共享数据的高速缓存或存储器区域的单独区域。然后可以通过将指针插入到高速缓存或存储器的这个新区域来修改代码。因此，当代码再次尝试访问高速缓存的这个区域时，访问被重定向到新的高速缓存或存储器区域，而不是高速缓存的先前区域被错误共享。以这种方式，可以避免高速缓存线的重新加载。

76. 发明授权

US07093081B2 Method and apparatus for identifying false cache line sharing 有权
标题翻译：识别虚拟高速缓存行共享的方法和装置
公开(公告)号：US07093081B2
公开(公告)日：2006-08-15
申请号：US10757249
申请日：2004-01-14
申请人： Jimmie Earl DeWitt, Jr. , Frank Eliot Levine , Christopher Michael Richardson , Robert John Urquhart
发明人： Jimmie Earl DeWitt, Jr. , Frank Eliot Levine , Christopher Michael Richardson , Robert John Urquhart
IPC分类号： G06F12/00
CPC分类号： G06F12/0806 , G06F12/0815
摘要： A method, apparatus, and computer instructions in a data processing system for processing instructions are provided. Instructions are received at a processor in the data processing system. If a selected indicator is associated with the instruction, counting of each event associated with the execution of the instruction is enabled. In some embodiments, the performance indicators may be utilized to obtain information regarding the nature of the cache hits and reloads of cache lines within the instruction or data cache. These embodiments may be used to determine whether processors of a multiprocessor system, such as a symmetric multiprocessor (SMP) system, are truly sharing a cache line or if there is false sharing of a cache line. This determination may then be used as a means for determining how to better store the instructions/data of the cache line to prevent false sharing of the cache line.
摘要翻译：提供了用于处理指令的数据处理系统中的方法，装置和计算机指令。在数据处理系统的处理器处接收指令。如果所选择的指示符与指令相关联，则启用与执行指令相关联的每个事件的计数。在一些实施例中，性能指示符可用于获得关于高速缓存命中的性质和指令或数据高速缓存内的高速缓存行的重新加载的信息。这些实施例可以用于确定诸如对称多处理器（SMP）系统的多处理器系统的处理器是真正共享高速缓存行还是存在高速缓存行的虚假共享。然后可以将该确定用作确定如何更好地存储高速缓存行的指令/数据以防止高速缓存行的虚假共享的手段。

77. 发明授权

US06249906B1 Adaptive method and system to minimize the effect of long table walks 失效
标题翻译：自适应方法和系统，以最大限度地减少长桌散步的影响
公开(公告)号：US06249906B1
公开(公告)日：2001-06-19
申请号：US09105581
申请日：1998-06-26
申请人： Frank Eliot Levine , Charles Philip Roth
发明人： Frank Eliot Levine , Charles Philip Roth
IPC分类号： G06N945
CPC分类号： G06F8/4442
摘要： Current software technology entails writing application programs in a high level language intended to facilitate portability to different computer processor platforms. Because the program is portable, the resulting object code is not tailored to run as efficiently as possible on the particular computer processor platform. Manually tuning a specific application program may be done, but it is time consuming and is rarely done by the end user. The disclosed invention provides an automated method of tuning application programs to execute more efficiently. Based on several system parameters provided by the user, the disclosed method comprises profiling an application to determine where significant delays are occurring that result from long table walks, constructing effective address tables to identify the effective addresses associated with the most significant delays, optimizing the placement of preload or touch instructions that initiate execution of identified instructions prior to their placement in the program sequence, building an optimized change file, and applying the optimized change file to the object code. The optimized change file may be inserted into the object code on a real-time basis.
摘要翻译：目前的软件技术需要以高级语言编写应用程序，以便于移植到不同的计算机处理器平台。由于该程序是便携式的，所产生的目标代码不能在特定的计算机处理器平台上尽可能高效地运行。可以手动调整特定的应用程序，但是它是耗时的，并且很少由最终用户完成。所公开的发明提供了一种自动化的方法来调整应用程序以更有效地执行。基于由用户提供的几个系统参数，所公开的方法包括对应用进行轮廓分析，以确定长时间走行造成的显着延迟发生的时间，构建有效的地址表以识别与最重要延迟相关联的有效地址，优化放置的预加载或触摸指令，其在被放置在程序序列之前启动所识别的指令的执行，构建优化的改变文件，以及将优化的改变文件应用于目标代码。优化的更改文件可以被实时地插入到目标代码中。

78. 发明授权

US5894575A Method and system for initial state determination for instruction trace reconstruction 失效
标题翻译：指令跟踪重构初始状态确定方法和系统
公开(公告)号：US5894575A
公开(公告)日：1999-04-13
申请号：US758196
申请日：1996-11-25
申请人： Frank Eliot Levine , Bradley David McCredie , William John Starke , Edward Hugh Welbon
发明人： Frank Eliot Levine , Bradley David McCredie , William John Starke , Edward Hugh Welbon
IPC分类号： G06F11/36 , H04B17/00
CPC分类号： G06F11/3636
摘要： A method and system for determining an initial architectural state for instruction trace reconstruction. Performance projections for processor systems and memory subsystems are important for a correct understanding of work loads within the system. An instruction trace is generally utilized to determine distribution of instructions, identification of register dependencies, branch path analyses and timing. One well-known technique for reconstructing an instruction trace can be accomplished by monitoring bus traffic to determine instruction addresses, data addresses and data during the trace. However, the initial architectural state (the state of all caches, buffers and registers) must be determined in order to accurately reconstruct an instruction trace. At least one cache within the processor system is divided into two portions, the content of that cache is invalidated and each cache entry thereafter is duplicated within each portion of the divided cache. Upon initiation of an instruction trace, one half of the cache is frozen, preserving the initial state of the system with respect to that cache without requiring the cache to be invalidated and refilled during the instruction trace, so that the initial state may be utilized to reconstruct an instruction trace in combination with the monitored bus traffic.
摘要翻译：一种用于确定指令跟踪重构的初始架构状态的方法和系统。处理器系统和内存子系统的性能预测对于正确了解系统内的工作负载非常重要。通常使用指令轨迹来确定指令的分配，寄存器依赖性的识别，分支路径分析和定时。可以通过监视总线流量来确定跟踪期间的指令地址，数据地址和数据来实现重建指令轨迹的一种众所周知的技术。但是，必须确定初始架构状态（所有高速缓存，缓冲器和寄存器的状态），以便精确地重构指令轨迹。处理器系统内的至少一个高速缓存被分成两部分，该高速缓存的内容被无效，并且之后的每个高速缓存条目在分割高速缓存的每个部分内被复制。在开始指令跟踪时，缓存的一半被冻结，保持系统相对于该高速缓存的初始状态，而不需要在指令跟踪期间使高速缓存无效并重新填充，使得初始状态可被用于结合监控的总线流量重建指令轨迹。

79. 发明授权

US08615619B2 Qualifying collection of performance monitoring events by types of interrupt when interrupt occurs 有权
标题翻译：当中断发生时，通过中断类型对性能监视事件进行合格收集
公开(公告)号：US08615619B2
公开(公告)日：2013-12-24
申请号：US13004153
申请日：2011-01-11
申请人： Jimmie Earl DeWitt, Jr. , Frank Eliot Levine , Christopher Michael Richardson , Robert John Urquhart
发明人： Jimmie Earl DeWitt, Jr. , Frank Eliot Levine , Christopher Michael Richardson , Robert John Urquhart
IPC分类号： G06F13/24 , G06F9/44 , G01R31/28
CPC分类号： G06F13/24 , G06F11/3466 , G06F11/348 , G06F2201/86 , G06F2201/88 , G06F2201/885
摘要： A method, apparatus, and computer instructions for qualifying events by types of interrupt when interrupt occurs in the processor of a data processing system. A programmable performance monitoring unit (PMU) is used to program hardware counters that collect events associated with a type of interrupt, including nested interrupts. The performance monitoring unit may also count events that occur while servicing interrupt requests based upon the state of interrupt processing. Events that are known to the performance monitoring unit such as instruction retired, TLB misses, may be counted at the same time using a number of performance monitoring counters in the performance monitoring unit.
摘要翻译：一种用于在数据处理系统的处理器中发生中断时通过中断类型对事件进行限定的方法，装置和计算机指令。可编程性能监控单元（PMU）用于对收集与一种中断类型相关的事件（包括嵌套中断）的硬件计数器进行编程。性能监视单元还可以基于中断处理的状态来计算在服务中断请求时发生的事件。性能监控单元已知的事件，如指令退出，TLB未命中，可以同时使用性能监视单元中的多个性能监视计数器进行计数。

80. 发明授权

US08423972B2 Collecting profile-specified performance data on a multithreaded data processing system 失效
标题翻译：在多线程数据处理系统上收集配置文件指定的性能数据
公开(公告)号：US08423972B2
公开(公告)日：2013-04-16
申请号：US12394428
申请日：2009-02-27
申请人： Frank Eliot Levine , Milena Milinkovic
发明人： Frank Eliot Levine , Milena Milinkovic
IPC分类号： G06F9/44
CPC分类号： G06F11/3476 , G06F2201/865
摘要： A method, apparatus, and computer program product for collecting performance data. In one illustrative embodiment, signaling is performed to start collecting the performance data by an operating system support unit in a multithreaded data processing system. Responsive to a thread switch to an incoming thread after signaling has occurred, the performance data for the incoming thread is collected using a thread specific data collection profile to form collected performance data if the incoming thread is associated with the thread specific data collection profile, wherein the thread specific data collection profile specifies a type of data to collect. Responsive to a subsequent thread switch, the collected performance data is sent to a number of destinations.
摘要翻译：一种用于收集性能数据的方法，装置和计算机程序产品。在一个说明性实施例中，执行信令以开始通过多线程数据处理系统中的操作系统支持单元收集性能数据。响应于在信令发生之后线程切换到传入线程，如果传入线程与线程特定数据收集简档相关联，则使用线程特定数据收集简档收集进入线程的性能数据以形成收集的性能数据，其中线程特定数据收集配置文件指定要收集的数据类型。响应于后续线程切换，收集的性能数据被发送到多个目的地。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式