会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 72. 发明申请
    • Clock rate adjustment apparatus and method for adjusting clock rate
    • 用于调整时钟频率的时钟速率调整装置和方法
    • US20070176647A1
    • 2007-08-02
    • US11346970
    • 2006-02-02
    • Bing-Yu HsiehHong-Ching Chen
    • Bing-Yu HsiehHong-Ching Chen
    • G06F1/08
    • G06F1/08
    • A clock rate adjustment apparatus and a method for adjusting a clock rate of a clock for an optical storage system are provided. The clock rate adjustment apparatus comprises an indication provider, a throughput rate detector, and a clock generator. The method performs the following steps. The indication provider generates an indicatory signal indicating a state of the optical storage system. The throughput rate detector generates a control signal in response to the indicatory signal. The clock generator generates the clock at the clock rate in response to the control signal. The clock rate determined by the clock rate adjustment apparatus may be adjusted dynamically in response to a required minimum clock rate and a variable data rate.
    • 提供了一种用于调整光存储系统的时钟的时钟速率的时钟速率调整装置和方法。 时钟速率调整装置包括指示提供者,吞吐率检测器和时钟发生器。 该方法执行以下步骤。 指示提供者产生指示光存储系统的状态的指示信号。 吞吐率检测器响应于指示信号产生控制信号。 时钟发生器响应于控制信号以时钟速率产生时钟。 可以响应于所需的最小时钟速率和可变数据速率动态地调整由时钟速率调整装置确定的时钟速率。
    • 74. 发明申请
    • METHODS AND SYSTEMS FOR GENERATING ERROR CORRECTION CODES
    • 用于产生错误校正码的方法和系统
    • US20070011590A1
    • 2007-01-11
    • US11160263
    • 2005-06-16
    • Hong-Ching Chen
    • Hong-Ching Chen
    • H03M13/00
    • H03M13/2909H03M13/1515H03M13/2903
    • Methods and systems for generating ECC encode a data block to generate corresponding error correction codes. A first buffer sequentially stores a first section and a second section of the data block, wherein each of the first and second sections is composed of X data rows and Y data columns of the data block, and Y is greater than or equal to 2. A second buffer stores Y partial-parity columns. An encoder is used for encoding the first section read from the first buffer to generate the partial-parity columns, and then storing the partial-parity columns in the second buffer. The second section read from the first buffer and the partial-parity columns read from the second buffer are encoded to generate updated partial-parity columns. Next, the partial-parity columns in the second buffer are updated by storing the updated partial-parity columns.
    • 用于生成ECC的方法和系统对数据块进行编码以产生相应的纠错码。 第一缓冲器顺序地存储数据块的第一部分和第二部分,其中第一部分和第二部分中的每一个由数据块的X个数据行和Y个数据列组成,并且Y大于或等于2。 第二缓冲器存储Y个部分奇偶校验列。 编码器用于对从第一缓冲器读取的第一部分进行编码以产生部分奇偶校验列,然后将部分奇偶校验列存储在第二缓冲器中。 从第一缓冲器读取的第二部分和从第二缓冲器读取的部分奇偶校验位被编码以生成更新的部分奇偶校验列。 接下来,通过存储更新的部分奇偶校验列来更新第二缓冲器中的部分奇偶校验列。
    • 75. 发明授权
    • Method and apparatus for performing DSV protection in an EFM/EFM+ encoding same
    • 用于在EFM / EFM +编码中执行DSV保护的方法和装置
    • US06778104B2
    • 2004-08-17
    • US10266781
    • 2002-10-08
    • Hong-Ching ChenWen-Yi Wu
    • Hong-Ching ChenWen-Yi Wu
    • H03M700
    • G11B20/1426G11B20/00086G11B2020/1457G11B2020/1461H03M5/145H03M7/46
    • An EFM/EFM+ encoding system is adapted to modulate a source symbol sequence into a modulated bit sequence that is further converted to a channel bit sequence, which is to be recorded on a recording medium and which has a cumulative Digital Sum Value (DSV), through NRZI conversion. An apparatus for performing DSV protection in the EFM/EFM+ encoding system includes a DSV calculation unit for calculating the DSV associated with the EFM/EFM+ modulated bit sequence, and a decision unit for adjusting at least a bit in the modulated bit sequence according to the result calculated by the DSV calculation unit such that the channel bit sequence from the NRZI conversion of the adjusted modulated bit sequence accumulates a relatively small DSV. A method of using the EFM/EFM+ encoding system to inhibit disc copying is also disclosed.
    • EFM / EFM +编码系统适用于将源符号序列调制成调制比特序列,该调制比特序列进一步转换为要被记录在记录介质上且具有累积数字和值(DSV)的信道比特序列, 通过NRZI转换。 用于在EFM / EFM +编码系统中执行DSV保护的装置包括:DSV计算单元,用于计算与EFM / EFM +调制比特序列相关联的DSV;以及决定单元,用于根据调制比特序列至少调整比特序列中的比特 结果由DSV计算单元计算,使得来自经调整的调制比特序列的NRZI转换的信道比特序列累积相对较小的DSV。 还公开了使用EFM / EFM +编码系统来禁止盘复制的方法。