专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

71. 发明授权

US08584129B1 Dispenser determines responses to resource requests for a single respective one of consumable resource using resource management policy 有权
标题翻译：分配器使用资源管理策略确定对可消耗资源的单个相应资源的资源请求的响应
公开(公告)号：US08584129B1
公开(公告)日：2013-11-12
申请号：US10783738
申请日：2004-02-20
申请人： Grzegorz J. Czajkowski , Glenn C. Skinner , Ciaran J. Bryce , Stephen C. Hahn , Peter James Soper
发明人： Grzegorz J. Czajkowski , Glenn C. Skinner , Ciaran J. Bryce , Stephen C. Hahn , Peter James Soper
IPC分类号： G06F9/46 , G06F9/44
CPC分类号： G06F9/5005 , G06F2209/5014 , G06F2209/504 , G06F2209/508 , Y02D10/22
摘要： Providing an intermediate isolate, referred to as a dispenser, to handle resource requests allows for monitoring and controlling of resource consumption separate from an operating system. Resources are characterized with a set of common attributes, separate from their specific implementation. The dispenser invokes computations that provide policy decisions corresponding to a resource request. The dispenser provides the requesting isolate a response based at least in part on the policy decisions. Separating management of resources from the operating system facilitates implementation of a dispenser in a safe language and management of a broad range of resources by the dispenser.
摘要翻译：提供称为分配器的中间隔离物来处理资源请求允许监视和控制与操作系统分开的资源消耗。资源的特征是具有一组共同的属性，与其具体实现分开。分配器调用提供与资源请求对应的策略决策的计算。分配器至少部分地基于策略决定提供请求隔离响应。分离资源与操作系统的管理有助于以安全的语言实现分配器，并通过分配器管理广泛的资源。

72. 发明授权

US08583850B2 Micro crossbar switch and on-die data network using the same 有权
标题翻译：微型交叉开关和片上数据网络使用相同
公开(公告)号：US08583850B2
公开(公告)日：2013-11-12
申请号：US13026582
申请日：2011-02-14
申请人： Robert P. Masleid , Thirumalai Suresh
发明人： Robert P. Masleid , Thirumalai Suresh
IPC分类号： G06F13/00 , G06F13/40
CPC分类号： G06F13/4022
摘要： An integrated circuit (IC) having an on-die data network is disclosed. The IC includes a first bus and second buses configured to convey signals in first and second directions, respectively, along a first axis. The second direction is opposite the first. The IC further includes third and fourth buses configured to convey signals in third and fourth directions, respectively, along a second axis perpendicular to the first axis. The fourth direction is opposite the third. Each bus is N-bits wide and unidirectional. Signal lines of two different buses having equal bit significance and opposite direction are arranged adjacent to one another. A crossbar unit having N crossbar switching circuits is configured to couple signal lines of a selected one of the buses to a corresponding signal line of another selected one of the buses. The signal lines of the buses are implemented on different metal layers than the crossbar switching circuits.
摘要翻译：公开了一种具有片上数据网络的集成电路（IC）。 IC包括第一总线和第二总线，其被配置为沿着第一轴分别沿第一和第二方向传送信号。第二个方向与第一个方向相反。 IC还包括分别沿垂直于第一轴线的第二轴线沿第三和第四方向传送信号的第三和第四总线。第四个方向与第三个方向相反。每个总线是N位宽和单向。具有相同位意义和相反方向的两个不同总线的信号线彼此相邻布置。具有N个交叉开关电路的交叉开关单元被配置为将所选择的一个总线的信号线耦合到另一所选总线的相应信号线。总线的信号线在与交叉开关电路不同的金属层上实现。

73. 发明授权

US08559576B2 Adaptive synchronization circuit 有权
标题翻译：自适应同步电路
公开(公告)号：US08559576B2
公开(公告)日：2013-10-15
申请号：US12193609
申请日：2008-08-18
申请人： Tarik Ono , Mark R. Greenstreet
发明人： Tarik Ono , Mark R. Greenstreet
IPC分类号： H04L7/00
CPC分类号： H04L7/02 , G06F5/10 , H04L7/005 , H04L7/0083 , H04L7/0091
摘要： Embodiments of a synchronization circuit are described. This synchronization circuit includes multiple selectively coupled synchronization stages which are configurable to synchronize data and control signals between a first time domain and a second time domain, where the synchronization can be performed based on asynchronous or synchronous events associated with either the first time domain or the second time domain. Additionally, the synchronization circuit includes control logic, coupled to the synchronization stages, which is configured to adapt a number of synchronization stages used to synchronize the data and the control signals based on an estimate of a probability of metastability persisting to an output of the synchronization circuit during the synchronization.
摘要翻译：描述同步电路的实施例。该同步电路包括多个选择性耦合的同步级，其可配置为在第一时域和第二时域之间同步数据和控制信号，其中可以基于与第一时域或第二时域相关联的异步或同步事件执行同步第二时间域另外，同步电路包括耦合到同步级的控制逻辑，其被配置为基于用于同步数据和控制信号的多个同步级，所述同步级基于持续到同步输出的亚稳定概率的估计电路在同步期间。

74. 发明授权

US08555283B2 Temperature-aware and energy-aware scheduling in a computer system 有权
标题翻译：计算机系统中的温度感知和能量感知调度
公开(公告)号：US08555283B2
公开(公告)日：2013-10-08
申请号：US11871369
申请日：2007-10-12
申请人： Ayse K. Coskun , Kenny C. Gross , Keith A. Whisnant
发明人： Ayse K. Coskun , Kenny C. Gross , Keith A. Whisnant
IPC分类号： G06F9/45 , G06F1/00
CPC分类号： G06F9/5027 , G06F9/5094 , Y02D10/22
摘要： A computer system to schedule loads across a set of processor cores is described. During operation, the computer system receives a process to be executed. Next, the computer system obtains one or more thermodynamic process characteristics associated with the process and one or more thermodynamic processor-core characteristics associated with operation of the set of processor cores. Then, the computer system schedules the process to be executed by at least one of the processor cores based on the one or more thermodynamic process characteristics and the one or more thermodynamic processor-core characteristics.
摘要翻译：描述了一组用于在一组处理器核心上调度负载的计算机系统。在操作期间，计算机系统接收要执行的进程。接下来，计算机系统获得与该过程相关联的一个或多个热力学过程特征以及与该组处理器核心的操作相关联的一个或多个热力学处理器核心特性。然后，计算机系统基于一个或多个热力学过程特性和一个或多个热力学处理器核心特征来调度由至少一个处理器核心执行的处理。

75. 发明授权

US08554964B2 Method and apparatus for efficient synchronization request response 有权
标题翻译：用于有效同步请求响应的方法和装置
公开(公告)号：US08554964B2
公开(公告)日：2013-10-08
申请号：US12407833
申请日：2009-03-20
申请人： Christopher B. Tumblin , Ryan P. McCallister , Bradley E. Whitney
发明人： Christopher B. Tumblin , Ryan P. McCallister , Bradley E. Whitney
IPC分类号： G06F3/00 , G06F5/00 , G06F3/06 , G06F12/00 , G06F13/00 , G06F13/28
CPC分类号： G06F3/0656 , G06F3/0613 , G06F3/0682 , G06F12/0246 , G06F2212/7203
摘要： A data writing apparatus includes a tape drive, a buffer and non-volatile memory. When a synchronization request is received from a device sending data to be written to a tape, the apparatus is operable to copy data corresponding to the synchronization request from the buffer to the non-volatile memory. The data may be stored in the non-volatile memory until at least the time when the data which it is a copy of is written to the tape from the buffer.
摘要翻译：数据写入装置包括磁带驱动器，缓冲器和非易失性存储器。当从发送要写入磁带的数据的设备接收到同步请求时，该装置可操作以将与该同步请求相对应的数据从缓冲器复制到非易失性存储器。数据可以存储在非易失性存储器中，直到至少是从缓冲器将其作为副本的数据写入磁带的时间。

76. 发明授权

US08539491B1 Thread scheduling in chip multithreading processors 有权
标题翻译：芯片多线程处理器中的线程调度
公开(公告)号：US08539491B1
公开(公告)日：2013-09-17
申请号：US10898759
申请日：2004-07-26
申请人： Christopher A. Small , Daniel S. Nussbaum , Alexandra Fedorova
发明人： Christopher A. Small , Daniel S. Nussbaum , Alexandra Fedorova
IPC分类号： G06F9/46
CPC分类号： G06F9/5083
摘要： A thread scheduling technique for assigning multiple threads on a single integrated circuit is dependent on the CPIs of the threads. The technique attempts to balance, to the extent possible, the loads among the processing cores by assigning threads of relatively long-latency (low CPIs) with threads of relatively short-latency (high CPIs) to the same processing core.
摘要翻译：用于将多个线程分配给在单个集成电路上制造的处理核心的线程调度技术取决于线程的CPI。该技术尝试通过将具有相对较短延迟（高CPI）的线程的相对较长延迟（低CPI）的线程分配给相同的处理核心来尽可能平衡处理核心之间的负载。

77. 发明授权

US08539089B2 System and method for vertical perimeter protection 有权
标题翻译：垂直周边保护的系统和方法
公开(公告)号：US08539089B2
公开(公告)日：2013-09-17
申请号：US10683933
申请日：2003-10-10
申请人： Sunay Tripathi , Bruce Curtis
发明人： Sunay Tripathi , Bruce Curtis
IPC分类号： G06F15/16
CPC分类号： H04L47/621 , H04L69/12 , H04L69/162 , H04L69/321
摘要： Embodiments of the present invention include a method for processing packets through a plurality of protocol layers comprising accessing a packet associated with a connection and processing the packet through the plurality of protocol layers using a single thread wherein connection state information used by the plurality of protocol layers is preserved by mutual exclusion of other threads processing packets for the connection through the plurality of protocol layers.
摘要翻译：本发明的实施例包括一种通过多个协议层来处理分组的方法，包括访问与连接相关联的分组，并且使用单个线程来处理通过多个协议层的分组，其中由多个协议层使用的连接状态信息通过处理用于通过多个协议层的连接的分组的其他线程的互斥来保留。

78. 发明授权

US08531042B2 Technique for fabricating microsprings on non-planar surfaces 有权
标题翻译：在非平面表面上制造微球的技术
公开(公告)号：US08531042B2
公开(公告)日：2013-09-10
申请号：US12495057
申请日：2009-06-30
申请人： Robert J. Drost , John E. Cunningham , Ashok V. Krishnamoorthy
发明人： Robert J. Drost , John E. Cunningham , Ashok V. Krishnamoorthy
IPC分类号： H01L29/41
CPC分类号： B81C3/008 , B81C1/0019 , H01L21/4846 , H01L23/36 , H01L23/49811 , H01L24/72 , H01L24/73 , H01L24/81 , H01L24/90 , H01L25/0652 , H01L2224/81192 , H01L2924/14 , H01L2924/351 , Y10T29/49217 , Y10T29/49218 , H01L2924/00
摘要： A processing technique facilitating the fabrication of the integrated circuit with microsprings at different vertical positions relative to a surface of a substrate is described. During the fabrication technique, microsprings are lithographically defined on surfaces of a first substrate and a second substrate. Then, a hole is created through a first substrate. Moreover, the integrated circuit may be created by rigidly mechanically coupling the two substrates to each other such that the microsprings on the surface of the second substrate are within a region defined at least in part by an edge around the hole. Subsequently, photoresist that constrains the microsprings on the surfaces of the two substrates may be removed. In this way, microsprings at the different vertical positions can be fabricated.
摘要翻译：描述了一种有助于在相对于衬底的表面在不同垂直位置处形成具有微球的集成电路的处理技术。在制造技术期间，在第一基板和第二基板的表面上光刻地限定微弹簧。然后，通过第一基板产生孔。此外，集成电路可以通过将两个基板彼此刚性地机械耦合而形成，使得第二基板的表面上的微弹簧在至少部分地由孔周围的边缘限定的区域内。随后，可以除去限制两个基板表面上的微球的光致抗蚀剂。以这种方式，可以制造在不同垂直位置的微球。

79. 发明授权

US08526587B2 Web guided collaborative audio 有权
标题翻译：网络引导协同音频
公开(公告)号：US08526587B2
公开(公告)日：2013-09-03
申请号：US12646871
申请日：2009-12-23
申请人： Stephen A. Uhler , Roger C. Meike
发明人： Stephen A. Uhler , Roger C. Meike
IPC分类号： H04M3/42
CPC分类号： H04M3/56 , H04L65/4015 , H04L65/403 , H04M7/0027 , H04M7/006 , H04M2203/5009 , H04M2203/5018
摘要： A system for conducting a conference call based on a community document. The system includes a data network, a first conference client device and a second conference client device communicatively coupled to the data network, wherein the first conference client device is associated with a first user of the conference call and the second conference client device is associated with a second user of the conference call, and a conference server device communicatively coupled to the data network.
摘要翻译：基于社区文件进行电话会议的系统。该系统包括通信地耦合到数据网络的数据网络，第一会议客户端设备和第二会议客户端设备，其中第一会议客户端设备与电话会议的第一用户相关联，并且第二会议客户端设备与电话会议的第二用户，以及通信地耦合到数据网络的会议服务器设备。

80. 发明授权

US08516503B2 Method and system for self-tuning of hardware resources 有权
标题翻译：硬件资源自调整方法及系统
公开(公告)号：US08516503B2
公开(公告)日：2013-08-20
申请号：US12688803
申请日：2010-01-15
申请人： Eric C. Saxe , Darrin P. Johnson
发明人： Eric C. Saxe , Darrin P. Johnson
IPC分类号： G06F3/00 , G06F9/44 , G06F9/46 , G06F13/00 , G06F9/00 , G06F1/24
CPC分类号： G06F9/5011 , G06F11/3409 , G06F11/3466 , G06F2201/81 , G06F2201/885
摘要： A system for self-tuning hardware resources includes a processor, a hardware resource, an operating system (OS), a metric monitoring unit (MMU), and a configuration engine (CE). The OS determines: the hardware resource; a metric for monitoring the hardware resource; a hardware resource management policy for the hardware resource; and a primary and secondary sub-ranges for the metric. The OS sends a hardware resource management policy directive to the CE. The MMU monitors the hardware resource to obtain data for the metric. The CE receives the hardware resource management policy directive, determines the primary and secondary sub-ranges from the hardware resource management policy directive, obtains data for the metric from the MMU. When data is outside the primary sub-range and inside the secondary sub-range, the CE determines and executes a hardware resource optimization routine to bring hardware resource utilization into compliance with the primary sub-range.
摘要翻译：用于自调谐硬件资源的系统包括处理器，硬件资源，操作系统（OS），度量监视单元（MMU）和配置引擎（CE）。操作系统确定：硬件资源; 用于监控硬件资源的度量; 硬件资源的硬件资源管理策略; 以及度量的主要和次要子范围。 OS向CE发送硬件资源管理策略指令。 MMU监视硬件资源以获取度量的数据。 CE接收硬件资源管理策略指令，从硬件资源管理策略指令确定主，副子范围，从MMU获取度量值的数据。当数据位于主子范围以外的次级子范围内时，CE确定并执行硬件资源优化例程，使硬件资源利用符合主要子范围。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式