专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

51. 发明授权

US08019922B2 Interruption facility for adjunct processor queues 有权
标题翻译：辅助处理器队列的中断设施
公开(公告)号：US08019922B2
公开(公告)日：2011-09-13
申请号：US12254892
申请日：2008-10-21
申请人： Charles W. Gainey, Jr. , Klaus Meissner , Damian L. Osisek , Klaus Werner
发明人： Charles W. Gainey, Jr. , Klaus Meissner , Damian L. Osisek , Klaus Werner
IPC分类号： G06F13/24
CPC分类号： G06F13/24
摘要： Interruption facility for adjunct processor queues. In response to a queue transitioning from a no replies pending state to a reply pending state, an interruption is initiated. This interruption signals to a processor that a reply to a request is waiting on the queue. In order for the queue to take advantage of the interruption capability, it is enabled for interruptions.
摘要翻译：辅助处理器队列的中断设施。响应于队列从无应答等待状态转移到回复挂起状态，发起中断。该中断向处理器通知对请求的响应在队列上等待。为了使队列利用中断能力，它可以被中断。

52. 发明申请

US20110078419A1 SET PROGRAM PARAMETER INSTRUCTION 有权
标题翻译：设置程序参数指令
公开(公告)号：US20110078419A1
公开(公告)日：2011-03-31
申请号：US12961929
申请日：2010-12-07
申请人： Jane H. Bartik , Lisa Cranton Heller , Damian L. Osisek , Donald W. Schmidt , Patrick M. West, JR. , Phil C. Yeh
发明人： Jane H. Bartik , Lisa Cranton Heller , Damian L. Osisek , Donald W. Schmidt , Patrick M. West, JR. , Phil C. Yeh
IPC分类号： G06F9/30
CPC分类号： G06F3/0656 , G06F3/061 , G06F3/0619 , G06F3/0653 , G06F3/0673 , G06F9/30145 , G06F12/06 , G06F12/0802 , G06F13/24 , G06F2212/461
摘要： A measurement sampling facility takes snapshots of the central processing unit (CPU) on which it is executing at specified sampling intervals to collect data relating to tasks executing on the CPU. The collected data is stored in a buffer, and at selected times, an interrupt is provided to remove data from the buffer to enable reuse thereof. The interrupt is not taken after each sample, but in sufficient time to remove the data and minimize data loss.
摘要翻译：测量采样设备以指定的采样间隔拍摄正在其中执行的中央处理单元（CPU）的快照，以收集与在CPU上执行的任务有关的数据。收集的数据被存储在缓冲器中，并且在选定的时间提供中断以从缓冲器中移除数据以使其能够重复使用。在每个采样之后不采取中断，但是在足够的时间去除数据并最小化数据丢失。

53. 发明申请

US20090217264A1 METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR PROVIDING FILTERING OF GUEST2 QUIESCE REQUESTS 失效
标题翻译：方法，系统和计算机程序产品，用于提供GUEST2 QUIESCE要求的过滤
公开(公告)号：US20090217264A1
公开(公告)日：2009-08-27
申请号：US12037887
申请日：2008-02-26
申请人： Lisa C. Heller , Damian L. Osisek , Charles F. Webb
发明人： Lisa C. Heller , Damian L. Osisek , Charles F. Webb
IPC分类号： G06F9/455
CPC分类号： G06F9/45558 , G06F2009/45566
摘要： A method, system and computer program product for providing filtering of level two guest (G2) quiesce requests. The method includes receiving a G2 quiesce interruption request at a processor currently or previously executing a G2 running under a level two hypervisor in a logical partition. The G2 includes a current zone and G2 virtual machine (VM) identifier. The quiesce interruption request specifies an initiating zone and an initiating G2 VM identifier. It is determined if the G2 quiesce interruption request can be filtered by the processor. The determining is responsive to the current G2 VM identifier, the current zone, the initiating zone and the initiating G2 VM identifier. The G2 quiesce interruption request is filtered at the processor in response to determining that the G2 quiesce interruption request can be filtered. Thus, filtering between G2 virtual machines running in the logical partition is provided.
摘要翻译：一种用于提供二级客户（G2）静默请求过滤的方法，系统和计算机程序产品。该方法包括在当前或先前执行在逻辑分区中的二级虚拟机管理程序下运行的G2的处理器处接收G2停顿中断请求。 G2包括当前区域和G2虚拟机（VM）标识符。静默中断请求指定启动区域和启动G2 VM标识符。确定G2停顿中断请求是否可以被处理器过滤。该确定响应于当前的G2 VM标识符，当前区域，起始区域和起始G2 VM标识符。响应于确定可以过滤G2静默中断请求，在处理器处对G2静默中断请求进行过滤。因此，提供了在逻辑分区中运行的G2虚拟机之间的过滤。

54. 发明申请

US20090187724A1 DYNAMIC ADDRESS TRANSLATION WITH FRAME MANAGEMENT 有权
标题翻译：动态地址翻译与框架管理
公开(公告)号：US20090187724A1
公开(公告)日：2009-07-23
申请号：US11972725
申请日：2008-01-11
申请人： DAN F. GREINER , Charles W. Gainey, JR. , Lisa C. Heller , Damian L. Osisek , Timothy J. Slegel , Gustav E. Sittmann
发明人： DAN F. GREINER , Charles W. Gainey, JR. , Lisa C. Heller , Damian L. Osisek , Timothy J. Slegel , Gustav E. Sittmann
IPC分类号： G06F12/00
CPC分类号： G06F12/1475 , G06F9/3004 , G06F9/30047 , G06F9/30145 , G06F12/10
摘要： What is disclosed is a set key and clear frame management function defined for a machine architecture of a computer system. In one embodiment, a machine instruction is obtained which identifies a first and second general register. Obtained from the first general register is a frame size field indicating whether a storage frame is one of a small block or a large block of data. Obtained from the second general register is an operand address of a storage frame upon which the instruction is to be performed. If the storage frame is a small block, the instruction is performed only on the small block. If the indicated storage frame is a large block of data, an operand address of an initial first block of data within the large block of data is obtained from the second general register. The frame management instruction is performed on all blocks starting from the initial first block.
摘要翻译：公开的是针对计算机系统的机器结构定义的集合关键和清晰的帧管理功能。在一个实施例中，获得识别第一和第二通用寄存器的机器指令。从第一通用寄存器获得的是指示存储帧是小块还是大块数据的帧大小字段。从第二通用寄存器获得的是要执行指令的存储帧的操作数地址。如果存储帧是小块，则仅在小块上执行指令。如果指示的存储帧是大数据块，则从第二通用寄存器获得大数据块内的初始第一数据块的操作数地址。在从初始第一块开始的所有块上执行帧管理指令。

55. 发明申请

US20090182975A1 DYNAMIC ADDRESS TRANSLATION WITH LOAD PAGE TABLE ENTRY ADDRESS 有权
标题翻译：动态地址转换与加载页表输入地址
公开(公告)号：US20090182975A1
公开(公告)日：2009-07-16
申请号：US11972700
申请日：2008-01-11
申请人： DAN F. GREINER , Lisa C. Heller , Damian L. Osisek , Erwin Pfeffer , Timothy J. Slegel , Gustav E. Sittmann
发明人： DAN F. GREINER , Lisa C. Heller , Damian L. Osisek , Erwin Pfeffer , Timothy J. Slegel , Gustav E. Sittmann
IPC分类号： G06F12/10
CPC分类号： G06F12/1027 , G06F12/1009 , G06F2212/651 , G06F2212/652
摘要： What is provided is a load page table entry address function defined for a machine architecture of a computer system. In one embodiment, a machine instruction is obtained which contains an opcode indicating that a load page table entry address function is to be performed. The machine instruction contains an M field, a first field identifying a first general register, and a second field identifying a second general register. Based on the contents of the M field, an initial origin address of a hierarchy of address translation tables having at least one segment table is obtained. Based on the obtained initial origin address, dynamic address translation is performed until a page table entry is obtained. The page table entry address is saved in the identified first general register.
摘要翻译：提供了为计算机系统的机器结构定义的加载页表项地址函数。在一个实施例中，获得机器指令，其中包含指示要执行加载页表项地址函数的操作码。机器指令包含M字段，标识第一通用寄存器的第一字段和标识第二通用寄存器的第二字段。基于M场的内容，获得具有至少一个段表的地址转换表的层次结构的初始起始地址。基于获得的初始起始地址，执行动态地址转换，直到获得页表项。页表入口地址保存在识别的第一个通用寄存器中。

56. 发明授权

US5555385A Allocation of address spaces within virtual machine compute system 失效
标题翻译：分配虚拟机计算系统中的地址空间
公开(公告)号：US5555385A
公开(公告)日：1996-09-10
申请号：US143404
申请日：1993-10-27
申请人： Damian L. Osisek
发明人： Damian L. Osisek
IPC分类号： G06F9/455 , G06F12/14 , G06F9/26
CPC分类号： G06F12/1475 , G06F9/45558 , G06F2009/45579 , G06F2009/45583
摘要： A virtual machine computer system permits more than one guest/virtual machine to share a single address space and each control access by its applications to the shared address space. The computer system comprises a host operating system for creating first and second virtual machine guests. The first guest responds to an address space creation request from a first application executing in the first guest to allocate an address space, by determining at least in part a storage region for the address space. The first guest also responds to a request from the first application to grant shared access by a second application executing in the second guest to the address space, by notifying the host operating system that the second guest or the second application is authorized to access the address space. The second guest responds to a request from the second application to access the address space, by determining that the second application has authority to access the address space. Then, the second guest grants access to the second application. The guest and host operating systems both participate in the address translation process for a host managed address space.
摘要翻译：虚拟机计算机系统允许多于一个访客/虚拟机共享单个地址空间，并且每个访问/虚拟机通过其应用程序控制访问到共享地址空间。计算机系统包括用于创建第一和第二虚拟机客人的主机操作系统。第一访客通过至少部分地确定地址空间的存储区域来响应来自在第一访客中执行的第一应用程序的地址空间创建请求以分配地址空间。第一访客还响应来自第一应用的请求，以通过向主机操作系统通知第二访客或第二应用被授权访问该地址的第二应用程序执行的第二应用程序向地址空间授予共享访问空间。通过确定第二应用程序具有访问地址空间的权限，第二访客响应来自第二应用的访问地址空间的请求。然后，第二个客人允许访问第二个应用程序。客户机和主机操作系统都参与主机管理地址空间的地址转换过程。

57. 发明授权

US08335906B2 Perform frame management function instruction for clearing blocks of main storage 有权
标题翻译：执行清理主存储块的帧管理功能指令
公开(公告)号：US08335906B2
公开(公告)日：2012-12-18
申请号：US11972718
申请日：2008-01-11
申请人： Dan F. Greiner , Charles W. Gainey, Jr. , Lisa C. Heller , Damian L. Osisek , Timothy J. Slegel , Gustav E. Sittmann
发明人： Dan F. Greiner , Charles W. Gainey, Jr. , Lisa C. Heller , Damian L. Osisek , Timothy J. Slegel , Gustav E. Sittmann
IPC分类号： G06F12/00
CPC分类号： G06F12/1036 , G06F9/30043 , G06F9/30145
摘要： What is disclosed is a frame management function defined for a machine architecture of a computer system. In one embodiment, a machine instruction is obtained containing an opcode for a frame management instruction identifying a first and second general register. Clear frame information is obtained from the first general register having a frame size field indicating whether a storage frame is a small or large block of data. The second general register contains an operand address of a storage frame. If the storage frame is a small block, all bytes of the small block of data are set to zero. If the storage frame is a large block of data, an operand address of an initial first block of data within the large block is obtained from the second general register. All data of all blocks within the large block are cleared starting from the initial first block.
摘要翻译：公开的是针对计算机系统的机器结构定义的帧管理功能。在一个实施例中，获得包含识别第一和第二通用寄存器的帧管理指令的操作码的机器指令。从具有指示存储帧是小数据块还是大数据块的帧大小字段的第一通用寄存器获得清除帧信息。第二个通用寄存器包含存储帧的操作数地址。如果存储帧是小块，则小块数据的所有字节都被设置为零。如果存储帧是大数据块，则从第二通用寄存器获得大块内的初始第一数据块的操作数地址。大块内的所有块的所有数据从初始第一块开始清零。

58. 发明申请

US20120284709A1 DYNAMIC VIRTUAL MACHINE DOMAIN CONFIGURATION AND VIRTUAL MACHINE RELOCATION MANAGEMENT 失效
标题翻译：动态虚拟机域配置和虚拟机重定向管理
公开(公告)号：US20120284709A1
公开(公告)日：2012-11-08
申请号：US13100078
申请日：2011-05-03
申请人： Mark J. Lorenc , Richard J. Moore , Damian L. Osisek
发明人： Mark J. Lorenc , Richard J. Moore , Damian L. Osisek
IPC分类号： G06F9/455
CPC分类号： G06F9/455 , G06F9/45558 , G06F2009/4557
摘要： Dynamic relocation of virtual machines among hypervisors in a domain is provided. A domain management module is executed on a computer processor and is configured to receive a request to add a new hypervisor to a domain. Each hypervisor and each domain comprises an architecture description (ARD). A new canonical ARD is generated for all hypervisors in the domain. A virtual machine executing on a first system is relocated to any other hypervisor in the domain. Virtual machines may also be moved to out-of-domain hypervisors through the use of override masks. In addition, under certain conditions, new hypervisors additions, as well as hypervisor and system updates may be performed without disrupting the virtual machines that are controlled by the hypervisors.
摘要翻译：提供虚拟机在虚拟机管理程序中的动态重定位。域管理模块在计算机处理器上执行，并被配置为接收将新的管理程序添加到域的请求。每个管理程序和每个域包括架构描述（ARD）。为域中的所有管理程序生成新的规范ARD。在第一系统上执行的虚拟机被重新定位到域中的任何其他管理程序。也可以通过使用覆盖掩码将虚拟机移动到域外管理程序。此外，在某些情况下，可以执行新的虚拟机管理程序添加以及管理程序和系统更新，而不会中断由虚拟机管理程序控制的虚拟机。

59. 发明授权

US08230199B2 Perform frame management function instruction for setting storage keys and clearing blocks of main storage 有权
公开(公告)号：US08230199B2
公开(公告)日：2012-07-24
申请号：US11972725
申请日：2008-01-11
申请人： Dan F. Greiner , Charles W. Gainey, Jr. , Lisa C. Heller , Damian L. Osisek , Timothy J. Slegel , Gustav E. Sittmann
发明人： Dan F. Greiner , Charles W. Gainey, Jr. , Lisa C. Heller , Damian L. Osisek , Timothy J. Slegel , Gustav E. Sittmann
IPC分类号： G06F12/08
摘要： What is disclosed is a set key and clear frame management function defined for a machine architecture of a computer system. In one embodiment, a machine instruction is obtained which identifies a first and second general register. Obtained from the first general register is a frame size field indicating whether a storage frame is one of a small block or a large block of data. Obtained from the second general register is an operand address of a storage frame upon which the instruction is to be performed. If the storage frame is a small block, the instruction is performed only on the small block. If the indicated storage frame is a large block of data, an operand address of an initial first block of data within the large block of data is obtained from the second general register. The frame management instruction is performed on all blocks starting from the initial first block.

60. 发明申请

US20120144153A1 Dynamic Address Translation With Change Record Override 有权
标题翻译：动态地址转换与更改记录覆盖
公开(公告)号：US20120144153A1
公开(公告)日：2012-06-07
申请号：US13345938
申请日：2012-01-09
申请人： Dan F. Greiner , Lisa C. Heller , Damian L. Osisek , Erwin Pfeffer , Timothy J. Slegel , Charles F. Webb
发明人： Dan F. Greiner , Lisa C. Heller , Damian L. Osisek , Erwin Pfeffer , Timothy J. Slegel , Charles F. Webb
IPC分类号： G06F12/10
CPC分类号： G06F12/1009 , G06F9/30054 , G06F9/30101 , G06F9/455 , G06F12/1045 , G06F12/109 , G06F12/1475
摘要： A translation table entry contains a change recording override field for controlling whether a change bit is to be set on a store or not. Each 4K byte block of main storage has an associated storage key comprising a change bit. The change recording override field controls whether the change bit of the storage key associated with the desired 4K byte block of main storage is set to 1 for a store operation.
摘要翻译：翻译表条目包含用于控制是否在商店上设置更改位的改变记录覆盖字段。主存储器的每个4K字节块具有包括改变位的相关联的存储密钥。更改记录覆盖字段控制与存储操作的主存储器的期望的4K字节块相关联的存储密钥的改变位是否被设置为1。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式