会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 51. 发明授权
    • Etching solution for signal wire and method of fabricating thin film transistor array panel with the same
    • 用于信号线的蚀刻解决方案和制造薄膜晶体管阵列面板的方法相同
    • US06800564B2
    • 2004-10-05
    • US10190164
    • 2002-07-05
    • Hong-Sick ParkSung-Chul Kang
    • Hong-Sick ParkSung-Chul Kang
    • H01L21302
    • H01L27/124G02F1/136286
    • In a method of fabricating a TFT array substrate, a gate wire is formed on an insulating substrate. The gate wire has gate lines, gate electrodes, and gate pads connected to the gate lines. A gate insulating layer and a semiconductor layer are formed in sequence. A data wire is formed, which includes data lines intersecting the gate lines, source electrodes connected to the data lines and placed close to the gate electrodes, drain electrodes opposite the source electrodes with respect to the gate electrodes, and data pads connected to the data lines. A protective layer is deposited, and is patterned to form contact holes exposing at least the drain electrodes. A silver or silver alloy conductive layer is deposited on the protective layer. The conductive layer is patterned using an etching solution with phosphoric acid, nitric acid, acetic acid, potassium peroxymonosulphate and ultra-pure water or an etching solution with nitric acid, acetic acid, phosphoric acid, ethylene glycol and ultra-pure water to thereby form a reflecting layer. The reflecting layer is connected to the drain electrodes through the contact holes.
    • 在制造TFT阵列基板的方法中,在绝缘基板上形成栅极线。 栅极线具有连接到栅极线的栅极线,栅电极和栅极焊盘。 依次形成栅极绝缘层和半导体层。 形成数据线,其包括与栅极线相交的数据线,连接到数据线并放置在栅电极附近的源电极,相对于栅电极与源电极相对的漏电极,以及连接到数据的数据焊盘 线条。 沉积保护层,并且被图案化以形成暴露至少漏电极的接触孔。 银或银合金导电层沉积在保护层上。 使用具有磷酸,硝酸,乙酸,过氧化硫酸钠和超纯水的蚀刻溶液或者用硝酸,乙酸,磷酸,乙二醇和超纯水的蚀刻溶液来形成导电层,由此形成 反射层。 反射层通过接触孔与漏电极连接。
    • 58. 发明授权
    • Manufacturing and cleansing of thin film transistor panels
    • 制造和清洗薄膜晶体管面板
    • US08389454B2
    • 2013-03-05
    • US12645471
    • 2009-12-22
    • Hong-Sick Park
    • Hong-Sick Park
    • C11D7/50
    • C11D11/0047C11D7/263C11D7/3281
    • A manufacturing a thin film transistor array panel includes depositing a first thin film including aluminum on a substrate, patterning the first thin film by photolithography and etching, cleansing the substrate including the first thin film, and depositing a second thin film on the cleansed substrate. The cleansing is performed using a cleansing material including ultrapure water, cyclic amine, pyrogallol, benzotriazole, and methyl glycol. The cleansing material includes ultrapure water at about 85 wt % to about 99 wt %, cyclic amine at about 0.01 wt % to about 1.0 wt %, pyrogallol at about 0.01 wt % to 1.0 wt %, benzotriazole at about 0.01 wt % to 1.0 wt %, and methyl glycol at about 0.01 wt % to 1.0 wt %.
    • 制造薄膜晶体管阵列面板包括在基板上沉积包括铝的第一薄膜,通过光刻和蚀刻对第一薄膜进行图案化,清洗包括第一薄膜的基板,以及在清洁的基板上沉积第二薄膜。 使用包括超纯水,环胺,连苯三酚,苯并三唑和甲基二醇的清洁材料进行清洁。 清洁材料包括约85重量%至约99重量%的超纯水,约0.01重量%至约1.0重量%的环胺,约0.01重量%至1.0重量%的连苯三酚,约0.01重量%至1.0重量%的苯并三唑 %和约0.01重量%至1.0重量%的甲基二醇。