专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US07117328B2 Non-volatile data storage system and data storaging method 有权
公开(公告)号：US07117328B2
公开(公告)日：2006-10-03
申请号：US10937258
申请日：2004-09-10
申请人： Hirofumi Shibuya , Takayuki Tamura , Hiroyuki Goto , Shigemasa Shiota , Yasuhiro Nakamura
发明人： Hirofumi Shibuya , Takayuki Tamura , Hiroyuki Goto , Shigemasa Shiota , Yasuhiro Nakamura
IPC分类号： G06F12/02 , G06F12/16
CPC分类号： G06F11/2056 , G06F11/2084 , G06F12/1433
摘要： This invention realizes separate control for each memory area. A memory unit is structured by including a semiconductor memory device capable of memorizing information, the aforementioned memory device is divided into plural memory areas logically and also management table, which is capable of controlling separately each aforementioned memory area for accessing from the outside, is tabled, control information, which prohibits accessing the prescribed memory area of the aforementioned plural memory areas, is provided in the aforementioned management information, and it is prohibited to access the specified memory area from the outside in accordance with control information.

42. 发明授权

US06535422B2 Nonvolatile memory system 有权
公开(公告)号：US06535422B2
公开(公告)日：2003-03-18
申请号：US10023882
申请日：2001-12-21
申请人： Hiroyuki Goto , Shigemasa Shiota , Takayuki Tamura , Hirofumi Shibuya , Yasuhiro Nakamura
发明人： Hiroyuki Goto , Shigemasa Shiota , Takayuki Tamura , Hirofumi Shibuya , Yasuhiro Nakamura
IPC分类号： G11C1604
CPC分类号： G11C8/12 , G11C16/08 , G11C16/20
摘要： The present invention provides a nonvolatile memory system whose storage capacity can be easily changed. The nonvolatile memory system comprises plural memory modules, a controller for controlling the operation of the plural memory modules according to access requests from the outside, and a module selecting decoder for selectively enabling the memory modules by decoding a selection signal outputted from the controller, wherein the memory modules are freely mounted or dismounted. With this arrangement, the storage capacity can be changed by increasing or decreasing the memory modules.

43. 发明授权

US06490685B1 Storage device having testing function and memory testing method 失效
标题翻译：具有测试功能和存储器测试方法的存储设备
公开(公告)号：US06490685B1
公开(公告)日：2002-12-03
申请号：US09206057
申请日：1998-12-04
申请人： Yasuhiro Nakamura
发明人： Yasuhiro Nakamura
IPC分类号： G06F1214
CPC分类号： G06F21/79 , G06F12/1408 , G11C11/005 , G11C16/22 , G11C29/08
摘要： A flash memory includes an encoded cryptographic key “k” stored therein. A protected ROM, an external access to which is inhibited, includes a decoding program stored therein to decode the cryptographic key “k”. The cryptographic key “k” is decoded by using the decoding program. With the cryptographic key “k” as decoded, data is encrypted and stored in the flash memory. Data read out from the flash memory is output after decrypted with the cryptographic key “k.” In order to check an area having the decoding program stored therein, data which forms the decoding program is processed by using a hash function stored in the ROM, and a processing result and an expected value are compared with each other. When the processing result and the expected value matches with each other, the aforementioned area is determined as being in a normal condition.
摘要翻译：闪速存储器包括存储在其中的编码密码密钥“k”。受保护的ROM被禁止的外部访问包括存储在其中的解码程序来解密密码密钥“k”。通过使用解码程序对密码密钥“k”进行解码。在密码“k”被解码的情况下，数据被加密并存储在闪速存储器中。从加密密钥“k”解密之后，从闪存读出的数据被输出。为了检查其中存储有解码程序的区域，通过使用存储在ROM中的散列函数来处理形成解码程序的数据，并将处理结果和期望值进行比较。当处理结果和期望值彼此匹配时，上述区域被确定为处于正常状态。

44. 发明授权

US6075941A Microcomputer 失效
标题翻译：微电脑
公开(公告)号：US6075941A
公开(公告)日：2000-06-13
申请号：US10538
申请日：1998-01-22
申请人： Sakae Itoh , Teruaki Kanzaki , Tadayuki Akatsuki , Tatsuya Sakai , Tsutomu Numata , Yasuhiro Nakamura
发明人： Sakae Itoh , Teruaki Kanzaki , Tadayuki Akatsuki , Tatsuya Sakai , Tsutomu Numata , Yasuhiro Nakamura
IPC分类号： G06F11/28 , G06F9/06 , G06F11/36 , G06F15/78 , G06F9/445
CPC分类号： G06F11/3656 , G06F11/3636
摘要： A microcomputer contains an electrically erasable flash memory for storing a program under development and a debugging circuit 7 having a dedicated input/output terminal for connection to an external ICE 14, and the debugging circuit 7 has a function of communication with a CPU 1, a function of communication with the ICE 14, a function of tracing the operating condition of the CPU 1, a break function of generating a debug interrupt, a function of writing a program code from the ICE 14 into the flash memory 6 and a function of sending the contents of the flash memory 6 to the ICE 14.
摘要翻译：微型计算机包括用于存储正在开发的程序的电可擦除闪存，以及具有用于连接到外部ICE 14的专用输入/输出端子的调试电路7，调试电路7具有与CPU 1，与ICE 14通信的功能，跟踪CPU 1的工作状态，产生调试中断的中断功能，将程序代码从ICE14写入闪速存储器6的功能，以及发送功能闪存6的内容到ICE 14。

45. 发明授权

US5544098A Semiconductor memory device having an automatically activated verify function capability 失效
公开(公告)号：US5544098A
公开(公告)日：1996-08-06
申请号：US455152
申请日：1995-05-31
申请人： Akinori Matsuo , Masashi Watanabe , Masashi Wada , Takeshi Wada , Yasuhiro Nakamura
发明人： Akinori Matsuo , Masashi Watanabe , Masashi Wada , Takeshi Wada , Yasuhiro Nakamura
IPC分类号： G06F12/16 , G11C16/02 , G11C16/06 , G11C16/10 , G11C16/34 , G11C17/00 , G11C29/00 , G11C29/02 , G11C29/04 , G11C29/12 , G11C29/46 , G11C29/48 , H01L21/8247 , H01L27/115 , H01L29/788 , H01L29/792 , G11C7/00
CPC分类号： G11C16/10 , G11C16/3454 , G11C16/3459 , G11C29/46 , G11C29/48
摘要： A semiconductor memory device having a plurality of nonvolatile memory devices or elements disposed in a matrix arrangement as one or more memory arrays is provided with a write operation and a verify mode which is automatically implemented when the write operation of the memory device ends. In connection with this, an auto-verify function is set in an internal circuit associated with the memory in accordance with a predetermined control signal and wherein a read mode subsequent to the write operation is implemented. During the auto-verify function, the read mode is implemented by effecting a data comparison circuit, such as an exclusive-OR logic circuit, which performs a coincidence/non-coincidence operation comparing the write data and the read data.

46. 发明授权

US5541815A Aiming mechanism for automotive lamp 失效
标题翻译：汽车灯瞄准机构
公开(公告)号：US5541815A
公开(公告)日：1996-07-30
申请号：US442765
申请日：1995-05-17
申请人： Yasuhiro Nakamura
发明人： Yasuhiro Nakamura
IPC分类号： F21S8/10 , B60Q1/068 , F21V14/04
CPC分类号： B60Q1/0683
摘要： An aiming mechanism for a automotive lamp in which play is prevented from developing between a nut, threadedly engaged with an aiming screw, and a nut insertion hole formed in a lamp housing. The aiming screw is connected at its front end to a connecting portion of a lamp unit in a manner so as to allow relative pivotal movement therebetween. The aiming screw is threadedly engaged with a nut made of a synthetic resin mounted in a nut insertion hole in a lamp housing also made of a synthetic resin, and extends through the lamp housing in a direction generally parallel to an axis of the lamp housing. When the aiming screw is turned, the aiming screw is moved back and forth relative to the lamp housing to tilt the lamp unit. The nut is fixedly secured to the lamp housing by mounting screws, and a peripheral sleeve extends from the surface of the lamp housing which defines the peripheral edge portion of the nut insertion hole, and faces away from that surface of the lamp housing to which the mounting screws are fixedly secured, the peripheral sleeve embracing the nut. The peripheral sleeve increases the area of support of the nut by the nut insertion hole in the direction in which the aiming screw extends, so that the amount of shaking of the nut and the aiming screw in the nut insertion hole is reduced.
摘要翻译：一种用于汽车灯的瞄准机构，其中防止了在与瞄准螺丝螺纹接合的螺母和形成在灯壳中的螺母插入孔之间发生游隙。瞄准螺钉的前端以灯单元的连接部分的方式连接，以允许它们之间的相对枢转运动。瞄准螺钉与由合成树脂制成的螺母螺纹接合，该螺母安装在也由合成树脂制成的灯壳中的螺母插入孔中，并且沿大致平行于灯壳轴线的方向延伸穿过灯壳体。当瞄准螺丝旋转时，瞄准螺丝相对于灯壳体前后移动以使灯单元倾斜。螺母通过安装螺钉固定到灯壳体上，周边套筒从限定了螺母插入孔的周缘部分的灯壳体的表面延伸，并且远离灯壳体的表面，安装螺钉固定固定，外围套筒包围螺母。外周套筒通过螺母插入孔沿着瞄准螺钉延伸的方向增加螺母的支撑面积，从而减小了螺母和螺钉在螺母插入孔中的晃动量。

47. 发明授权

US5507293A Ultrasonic diagnostic apparatus 失效
标题翻译：超声波诊断仪
公开(公告)号：US5507293A
公开(公告)日：1996-04-16
申请号：US354003
申请日：1994-12-05
申请人： Yoshinao Tannaka , Yasuhiro Nakamura , Yuzo Yoshimoto
发明人： Yoshinao Tannaka , Yasuhiro Nakamura , Yuzo Yoshimoto
IPC分类号： G01N29/30 , A61B8/00 , G01S7/52 , G01S15/89
CPC分类号： G01S15/8954 , G01S7/52026 , G01S7/52036 , G01S7/52004 , G01S7/5205
摘要： Ultrasonic wave is emitted into an examined body. A first electric echo signal is generated in response to an echo of the ultrasonic wave. A controllable filter responsive to a control signal serves to extract components of the first electric echo signal which are in a desired frequency band, so that the first electric echo signal is converted into a second electric echo signal. A logarithmic detection device serves to subject the second electric echo signal to logarithmic compression and detection. A signal generator is operative for outputting plural calibration signals having different frequencies and different amplitudes. An input selection device is operative for connecting the signal generator with an input terminal of the filter during a calibration mode of operation. A control device is operative for calculating a corrective value from an output signal of the logarithmic detection device during the calibration mode of operation, and correcting a logarithmic conversion characteristic and an offset of the logarithmic detection device and the control signal to the filter in response to the calculated corrective value during reception of echoes of the ultrasonic wave.
摘要翻译：超声波发射到被检体内。响应于超声波的回波产生第一电回声信号。响应于控制信号的可控滤波器用于提取处于期望频带的第一电回声信号的分量，使得第一电回声信号被转换成第二电回波信号。对数检测装置用于对第二电回波信号进行对数压缩和检测。信号发生器用于输出具有不同频率和不同幅度的多个校准信号。输入选择装置用于在校准操作模式期间将信号发生器与滤波器的输入端连接。控制装置用于在校准操作模式期间从对数检测装置的输出信号计算校正值，并且响应于对数检测装置和控制信号的对数检测装置和控制信号的偏移来校正对数转换特性接收超声波回波时计算的校正值。

48. 发明授权

US5444663A Semiconductor integrated circuit operable and programmable at multiple voltage levels 失效
标题翻译：半导体集成电路在多个电压电平下可操作和可编程
公开(公告)号：US5444663A
公开(公告)日：1995-08-22
申请号：US893802
申请日：1992-06-04
申请人： Takeshi Furuno , Yasuhiro Nakamura , Akinori Matsuo
发明人： Takeshi Furuno , Yasuhiro Nakamura , Akinori Matsuo
IPC分类号： G11C17/00 , G11C5/14 , G11C16/06 , G11C8/00
CPC分类号： G11C5/143
摘要： Each internal circuit of a semiconductor integrated circuit operates at both a relatively high operating voltage having a predetermined allowable range and a relatively low operating voltage also having a predetermined allowable range. The operating voltage is externally supplied. Operating conditions of the semiconductor integrated circuit are individually set restrictive to the relatively high operating voltage having a predetermined allowable range and to the relatively low operating voltage having a predetermined allowable range. The semiconductor integrated circuit is operable selectively at these operating voltages. Since the internal circuits are operated at two operating voltages, an arrangement of internal circuits can be simplified while the semiconductor integrated circuit is concurrently usable in not only the conventional system but also a low-voltage one. Moreover, an operating method of the sort that conforms to specifications restrictive of both the relatively high operating voltage as used in the conventional system and the low-voltage system renders a simply constructed integrated circuit with an extendable a range of uses.
摘要翻译：半导体集成电路的每个内部电路在具有预定容许范围的相对较高的工作电压和也具有预定容许范围的较低工作电压的情况下工作。外部提供工作电压。半导体集成电路的工作条件被分别设定为具有预定容许范围的较高工作电压和具有预定容许范围的较低工作电压。半导体集成电路可在这些工作电压下选择性地工作。由于内部电路在两个工作电压下操作，所以可以简化内部电路的布置，而半导体集成电路不仅可以在常规系统中使用，而且可以用于低电压。此外，符合限制常规系统中使用的相对高的工作电压的规格的操作方法和低电压系统使得简单构造的集成电路具有可扩展的使用范围。

49. 发明授权

US5112631A Method of continuously producing strudels containing cake or cake and a filling 失效
标题翻译：连续生产含有蛋糕或蛋糕的馅饼和馅料的方法
公开(公告)号：US5112631A
公开(公告)日：1992-05-12
申请号：US472384
申请日：1990-01-31
申请人： Yasuhiro Nakamura
发明人： Yasuhiro Nakamura
IPC分类号： A21C9/06 , A21C11/16 , A21D6/00 , A21D8/02 , A21D13/08
CPC分类号： A21C9/061
摘要： A method of continuously producing strudels containing cake is provided, by which cake dough is continuously enveloped by a continuous pastry dough sheet to form a continuous pastry dough body containing cake dough, which body is cut into pastry dough pieces containing cake dough, which are then baked to form strudels containing cake, or preserved in a frozen condition to serve the instantaneous needs of the consumer. A method of continuously producing strudels containing cake and a filling is also provided, by which cake and a filling are continuously enveloped with a continuous pastry dough sheet to form a continuous pastry dough body containing cake dough and a filling, which body is cut into pastry dough pieces containing cake and a filling, which are then baked to form strudels containing cake and a filling, or preserved in a frozen condition. As a result, strudels containing the cake, or a cake and filling, and with high and stable qualities, and low production costs, are obtained.
摘要翻译：提供了一种连续生产包含蛋糕的馅料的方法，通过该方法，蛋糕面团被连续的糕点面团连续地包围，以形成包含蛋糕面团的连续糕点面团体，该面团被切成含有蛋糕面团的糕点面团片烘烤形成含有蛋糕的馅饼，或保存在冷冻条件下，以满足消费者的即时需求。还提供连续生产含有蛋糕和填充物的馅饼的方法，通过该方法，蛋糕和馅料连续地包裹着连续的糕点面团片，以形成含有蛋糕面团和馅料的连续糕点面团体，该面包被切成糕点含有蛋糕和馅料的面团片，然后烘烤以形成含有蛋糕和馅料的馅饼，或保存在冷冻状态。结果，获得了含有蛋糕或蛋糕和馅料，具有高而稳定的品质和低生产成本的巧克力。

50. 发明授权

US5065764A Ultrasonic doppler blood flow velocity detection apparatus 失效
标题翻译：超声波多普勒血液流速检测装置
公开(公告)号：US5065764A
公开(公告)日：1991-11-19
申请号：US452653
申请日：1989-12-19
申请人： Yasuhiro Nakamura , Ikuo Sakai , Masami Kawabuchi
发明人： Yasuhiro Nakamura , Ikuo Sakai , Masami Kawabuchi
IPC分类号： A61B8/06 , G01S15/58
CPC分类号： G01S15/584 , A61B8/06 , G01S15/582
摘要： An ultrasonic Doppler blood flow velocity detection apparatus comprises: a signal producing circuit for producing trigger pulses, a sampling clock signal having a given phase relation with the trigger pulses, and a pair of quadrature signals of a given frequency in response to the trigger pulses. A transducer transmits also receives ultrasonic waves in response to the trigger pulses; The transducer also receives ultrasonic waves reflected back by an ultrasonic-wave reflective object and converts the received ultrasonic waves into an electric echo signal. A Doppler shift detection circuit, responsive to the pair of quadrature signals and the echo signal, detects the Doppler shift. An averaging circuit, responsive to the sampling clock, and the Doppler shift; averages plural time-different values of the Doppler shift, thereby producing a signal indicative of flow velocity of the ultrasonic-wave reflective object. The detection apparatus may further comprise a weighting circuit responsive to the output of the Doppler detection circuit and the sampling clock signal for weighting every value of the plural time-different values.
摘要翻译：超声波多普勒血流速度检测装置包括：产生触发脉冲的信号产生电路，与触发脉冲具有给定相位关系的采样时钟信号，以及响应于触发脉冲的给定频率的一对正交信号。换能器发射还响应于触发脉冲接收超声波; 换能器还接收由超声波反射物体反射的超声波，并将接收到的超声波转换成电回波信号。响应于该对正交信号和回波信号的多普勒频移检测电路检测多普勒频移。平均电路，响应采样时钟和多普勒频移; 平均多普勒频移的多个时间不同的值，从而产生表示超声波反射物体的流速的信号。检测装置还可以包括响应于多普勒检测电路的输出的加权电路和用于对多个时间不同值的每个值进行加权的采样时钟信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式