专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US5832083A Method and device for utilizing data content 失效
标题翻译：利用数据内容的方法和装置
公开(公告)号：US5832083A
公开(公告)日：1998-11-03
申请号：US509285
申请日：1995-07-31
申请人： Noboru Iwayama , Naoya Torii , Takayuki Hasebe , Masahiko Takenaka , Masahiro Matsuda
发明人： Noboru Iwayama , Naoya Torii , Takayuki Hasebe , Masahiko Takenaka , Masahiro Matsuda
IPC分类号： G06F12/14 , G06F12/00 , G06F21/24 , G09C1/00 , H04L9/06 , H04L9/08 , H04L9/10 , H04L9/14 , H04K1/00
CPC分类号： H04L9/0822 , H04L9/0866 , H04L2209/60
摘要： The present invention provides a data content utilizing device having data storing section for storing information obtained by encoding data contents and content identification information specifying the data contents, a utilization permitting device for generating utilization permission information used to decode data contents desired by a user and information converting section for loading data contents requested by the user from the data storing section and decoding the data contents only in the case where utilization permission information is generated by the utilization permitting device.
摘要翻译：本发明提供了一种数据内容利用装置，具有数据存储部分，用于存储通过编码数据内容和指定数据内容的内容识别信息获得的信息;生成用于解码用户期望的数据内容的使用许可信息的使用许可信息和信息转换部分，用于从数据存储部分加载用户请求的数据内容，并且仅在利用许可装置产生利用许可信息的情况下解码数据内容。

42. 发明授权

US08078661B2 Multiple-word multiplication-accumulation circuit and montgomery modular multiplication-accumulation circuit 有权
标题翻译：多字乘法积累电路和montgomery模乘法积累电路
公开(公告)号：US08078661B2
公开(公告)日：2011-12-13
申请号：US10898178
申请日：2004-07-26
申请人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
发明人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
IPC分类号： G06F7/38
CPC分类号： G06F7/728 , G06F7/5443
摘要： A multiple-word multiplication-accumulation circuit suitable for use with a single-port memory. The circuit is composed of a multiplication-accumulation (MAC) operator and surrounding registers. The MAC operator has multiplicand and multiplier input ports with different bit widths to calculate a sum of products of multiple-word data read out of a memory. The registers serve as buffer storage of multiple-word data to be supplied to individual input ports of the MAC operator. The amount of data supplied to the MAC operator in each clock cycle is adjusted such that total amount of data consumed and produced by the MAC operator in one clock cycle will be equal to or smaller than the maximum amount of data that the memory can transfer in one clock cycle. This feature enables the use of a bandwidth-limited single-port memory, without causing adverse effect on the efficiency of MAC operator usage.
摘要翻译：适用于单端口存储器的多字乘法积累电路。该电路由乘积（MAC）运算符和周围寄存器组成。 MAC运算符具有不同位宽的乘法器和乘法器输入端口，以计算从存储器读出的多个字数据的乘积之和。这些寄存器用作缓冲存储多字数据以提供给MAC操作员的各个输入端口。调整在每个时钟周期内提供给MAC运算符的数据量，使得MAC运算符在一个时钟周期内消耗和产生的数据总量将等于或小于存储器可以传输的最大数据量一个时钟周期。该功能使得能够使用带宽限制的单端口存储器，而不会对MAC操作者使用的效率造成不利影响。

43. 发明授权

US07403965B2 Encryption/decryption system for calculating effective lower bits of a parameter for Montgomery modular multiplication 有权
标题翻译：加密/解密系统，用于计算Montgomery模数乘法的参数的有效低位
公开(公告)号：US07403965B2
公开(公告)日：2008-07-22
申请号：US10888991
申请日：2004-07-13
申请人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
发明人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
IPC分类号： G06F7/00
CPC分类号： G06F7/728
摘要： An arithmetic device for Montgomery modular multiplication which quickly calculates a parameter ND, the parameter ND satisfying R×R−1−N×ND=1 for an integer N and a radix R that is coprime to and greater than N, with a large number of effective lower bits. The device comprises an ND generator, a multiplication-accumulation (MAC) operator, and a sum data store. The ND generator produces effective lower bits of ND at a rate of k bits per clock cycle, with reference to lower k bits of a variable S, as well as to lower k bits of an odd positive integer N. The MAC operator multiplies the produced k-bit ND value by N and adds the resulting product to S. The sum data store stores the variable S, which is updated with the output of the MAC operator, with its bits shifted right by k bits, for use by the ND generator in the subsequent clock cycle.
摘要翻译：一种用于蒙哥马利模乘的运算装置，其快速计算参数ND，对于整数N满足RxR ^{-1 -NxND = 1的参数ND和与N并且大于N的基数R，大量有效的低位。该装置包括ND发生器，乘积累加（MAC）运算符和和数据存储。 ND发生器以每个时钟周期的k比特的速率产生有效的低位，参考变量S的低k位，以及降低奇数正整数N的k位。MAC算子将所产生的 k位ND值乘以N，并将所得到的乘积加到S中。和数据存储器存储用MAC运算符的输出更新的变量S，其位被向右移位k位，供ND生成器使用在随后的时钟周期。}

44. 发明申请

US20050165876A1 Multiple-word multiplication-accumulation circuit and Montgomery modular multiplication-accumulation circuit 有权
标题翻译：多字乘法积累电路和蒙哥马利模积累电路
公开(公告)号：US20050165876A1
公开(公告)日：2005-07-28
申请号：US10898178
申请日：2004-07-26
申请人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
发明人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
IPC分类号： G06F7/52 , G06F7/544 , G06F7/72 , G09C1/00 , G06F7/38
CPC分类号： G06F7/728 , G06F7/5443
摘要： A multiple-word multiplication-accumulation circuit suitable for use with a single-port memory. The circuit is composed of a multiplication-accumulation (MAC) operator and surrounding registers. The MAC operator has multiplicand and multiplier input ports with different bit widths to calculate a sum of products of multiple-word data read out of a memory. The registers serve as buffer storage of multiple-word data to be supplied to individual input ports of the MAC operator. The amount of data supplied to the MAC operator in each clock cycle is adjusted such that total amount of data consumed and produced by the MAC operator in one clock cycle will be equal to or smaller than the maximum amount of data that the memory can transfer in one clock cycle. This feature enables the use of a bandwidth-limited single-port memory, without causing adverse effect on the efficiency of MAC operator usage.
摘要翻译：适用于单端口存储器的多字乘法积累电路。该电路由乘积（MAC）运算符和周围寄存器组成。 MAC运算符具有不同位宽的乘法器和乘法器输入端口，以计算从存储器读出的多个字数据的乘积之和。这些寄存器用作缓冲存储多字数据以提供给MAC操作员的各个输入端口。调整在每个时钟周期内提供给MAC运算符的数据量，使得MAC运算符在一个时钟周期内消耗和产生的数据总量将等于或小于存储器可以传输的最大数据量一个时钟周期。该功能使得能够使用带宽限制的单端口存储器，而不会对MAC操作者使用的效率造成不利影响。

45. 发明申请

US20050165875A1 Arithmetic device 有权
标题翻译：算术设备
公开(公告)号：US20050165875A1
公开(公告)日：2005-07-28
申请号：US10888991
申请日：2004-07-13
申请人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
发明人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
IPC分类号： G06F7/72 , G09C1/00 , G06F7/00
CPC分类号： G06F7/728
摘要： An arithmetic device for Montgomery modular multiplication which quickly calculates a parameter ND with a large number of effective lower bits. The device comprises an ND generator, a multiplication-accumulation (MAC) operator, and a sum data store. The ND generator produces effective lower bits of ND at a rate of k bits per clock cycle, with reference to lower k bits of a variable S, as well as to lower k bits of an odd positive integer N. The MAC operator multiplies the produced k-bit ND value by N and adds the resulting product to S. The sum data store stores the variable S, which is updated with the output of the MAC operator, with its bits shifted right by k bits, for use by the ND generator in the subsequent clock cycle.
摘要翻译：一种用于蒙哥马利模数乘法的运算装置，它可以快速计算具有大量有效低位的参数ND。该装置包括ND发生器，乘积累加（MAC）运算符和和数据存储。 ND发生器以每个时钟周期的k比特的速率产生有效的低位，参考变量S的低k位，以及降低奇数正整数N的k位。MAC算子将所产生的 k位ND值乘以N，并将所得到的乘积加到S中。和数据存储器存储用MAC运算符的输出更新的变量S，其位被向右移位k位，供ND生成器使用在随后的时钟周期。

46. 发明授权

US5838791A Encoder and decoder 失效
标题翻译：编码器和解码器
公开(公告)号：US5838791A
公开(公告)日：1998-11-17
申请号：US512909
申请日：1995-08-09
申请人： Naoya Torii , Noboru Iwayama , Masahiko Takenaka , Takayuki Hasebe , Masahiro Matsuda
发明人： Naoya Torii , Noboru Iwayama , Masahiko Takenaka , Takayuki Hasebe , Masahiro Matsuda
IPC分类号： H04N7/167 , G06F21/10 , G06T9/00 , G09C1/00 , G09C5/00 , H03M7/30 , H04L9/10 , H04N5/85 , H04N9/804 , H04N19/00 , H04N19/423 , H04N19/46 , H04N19/467 , H04N19/70 , H04N19/85 , H04N21/2343 , H04N21/236 , H04N21/61 , H04N7/64
CPC分类号： H04N7/1675 , G06T9/008 , H04N9/8042 , H04N5/85
摘要： The present invention was made in order to provide a technology capable of safely ciphering compressed and encoded image data irrespective of lines or media and carrying out a correct decoding operation without any shifts in the frames of ciphered moving pictures. Further, so as to prevent giving any means of encoding from comparison of image ciphered data and so as to generate totally different ciphered image data from the same data compressed images, a processing is executed not on an ECB mode but on such modes as CBC, CFB, OFB or the like. Moreover, as an initial vector, information different for frames included in a header, that is, time information from the start of an image or a frame sequential number, is used. In this way, even if compressed images within adjacent frames are accidentally the same, totally different ciphered data can be obtained.
摘要翻译：本发明是为了提供能够安全地加密压缩和编码的图像数据的技术，而不管线路或媒体如何，并且在加密的运动图像的帧中没有任何移位的情况下执行正确的解码操作。此外，为了防止从图像加密数据的比较中提供编码的任何手段，并且从相同的数据压缩图像生成完全不同的加密图像数据，不是在ECB模式下执行处理，而是在诸如CBC， CFB，OFB等。此外，作为初始向量，使用了包含在标题中的帧不同的信息，即，从图像开始或帧顺序号的时间信息。以这种方式，即使相邻帧内的压缩图像意外相同，也可以获得完全不同的加密数据。

47. 发明授权

US5761651A Software charging system and software data utilization permitting device 失效
标题翻译：软件充电系统和软件数据使用许可设备
公开(公告)号：US5761651A
公开(公告)日：1998-06-02
申请号：US490049
申请日：1995-06-13
申请人： Takayuki Hasebe , Naoya Torii , Noboru Iwayama , Masahiko Takenaka , Masahiro Matsuda
发明人： Takayuki Hasebe , Naoya Torii , Noboru Iwayama , Masahiko Takenaka , Masahiro Matsuda
IPC分类号： G06F1/00 , G06F21/10 , G06F21/12 , G06F21/14 , G06F21/60 , G06F21/62 , G06Q30/04 , G06Q30/06 , G06Q50/00 , G06F17/60
CPC分类号： G06Q30/06 , G06Q10/1091 , G06Q30/0283 , G06Q40/12 , G06Q10/109
摘要： A software charging system includes a utilization permitting device for giving permission to use a software storing medium storing ciphered programs or data (software); and an authorization center capable of communicating with the utilization permitting device for setting a utilizable amount, totalling utilization amounts and charging a user. The utilization permitting device includes: a utilization permission processing part having a clock for obtaining date and time data, and having a date and time data storing unit for storing obtained date and time data until obtaining next data and time data; and a utilization amount managing part for calculating a software utilization amount of an end user. A software utilization amount is managed based on the number of days at the utilization permission processing part.
摘要翻译：一种软件计费系统包括利用许可装置，用于允许使用存储加密程序或数据（软件）的软件存储介质; 以及能够与利用许可装置进行通信的授权中心，用于设定可利用量，合计使用量和对用户收费。利用许可装置包括：具有用于获取日期和时间数据的时钟的利用许可处理部分，并具有日期和时间数据存储单元，用于存储获得的日期和时间数据，直到获得下一个数据和时间数据; 以及用于计算最终用户的软件使用量的利用量管理部。基于利用许可处理部分的天数来管理软件使用量。

48. 发明授权

US07386130B2 Encryption secured against DPA 有权
标题翻译：针对DPA的加密
公开(公告)号：US07386130B2
公开(公告)日：2008-06-10
申请号：US10028265
申请日：2001-12-28
申请人： Koichi Ito , Masahiko Takenaka , Naoya Torii
发明人： Koichi Ito , Masahiko Takenaka , Naoya Torii
IPC分类号： H04L9/00 , H04K1/00
CPC分类号： H04L9/003 , H04L2209/04 , H04L2209/12
摘要： The encryption device includes a random number generator for generating a random number; and a first selector for selecting one of q fixed values in response to the random number, a second selector for selecting one set of q sets of fixed S-box tables in response to the random number. An XOR XORs an input with an XOR of a key with the fixed value. A nonlinear transform transforms an input nonlinearly in accordance with the selected set of fixed S-box tables. Another encryption device includes a plurality of encrypting units coupled in parallel, and a selector for selecting one of the plurality of encrypting units in response to the random number. The masking with the fixed values improves the processing speed and reduces the required RAM area.
摘要翻译：加密装置包括用于产生随机数的随机数发生器; 以及第一选择器，用于响应于所述随机数来选择q个固定值之一;第二选择器，用于响应于所述随机数来选择一组q个固定S盒表。异或运算具有固定值的键的XOR的输入。非线性变换根据所选择的固定S盒表组非线性地变换输入。另一个加密装置包括并行耦合的多个加密单元和用于响应于该随机数来选择多个加密单元之一的选择器。具有固定值的屏蔽可提高处理速度，并减少所需的RAM区域。

49. 发明授权

US06956951B2 Extended key preparing apparatus, extended key preparing method, recording medium and computer program 失效
标题翻译：扩展密钥准备装置，扩展密钥准备方法，记录介质和计算机程序
公开(公告)号：US06956951B2
公开(公告)日：2005-10-18
申请号：US09811551
申请日：2001-03-20
申请人： Takeshi Shimoyama , Koichi Ito , Masahiko Takenaka , Naoya Torii , Jun Yajima , Hitoshi Yanami , Kazuhiro Yokoyama
发明人： Takeshi Shimoyama , Koichi Ito , Masahiko Takenaka , Naoya Torii , Jun Yajima , Hitoshi Yanami , Kazuhiro Yokoyama
IPC分类号： H04L9/06 , H04L9/00
CPC分类号： H04L9/0625 , H04L2209/12
摘要： Intermediate data ai, bi, ci, and di are prepared by an intermediate data preparing equipment 4 from a cryptographic key through a nonlinear type function operation and the like, an extended key preparing equipment 5 selects a [Xr], b [Yr], c [Zr], and d [Wr] corresponding to the number of stages r from the intermediate data, and rearranges the data as well as conducts that of bit operation to prepare extended keys, whereby an extended key preparing apparatus by which an extended key required in the case where common key cryptosystem is applied can be safely prepared at a high speed, a process for preparing such an extended key, and a recording medium used therefor are provided.
摘要翻译：中间数据准备设备（中间数据准备设备）通过中间数据准备设备来制备中间数据，中间数据和/ 通过非线性类型函数操作等从加密密钥4输出的数据，扩展密钥准备设备5选择[X，R]，b [Y] Z＆lt; r＆gt;]和对应于来自中间数据的级数r的d [W SUB]，并且重新排列数据，并且进行位操作以进行准备扩展密钥，从而可以高速安全地准备应用公共密钥密码系统所需的扩展密钥的扩展密钥准备装置，用于制备这样的扩展密钥的处理及其使用的记录介质。

50. 发明授权

US5621794A Moving-picture encipherment method and system, and enciphered moving-picture decipherment method and system 失效
标题翻译：运动图像加密方法和系统，以及加密的运动图像解密方法和系统
公开(公告)号：US5621794A
公开(公告)日：1997-04-15
申请号：US517245
申请日：1995-08-21
申请人： Masahiro Matsuda , Naoya Torii , Takayuki Hasebe , Noboru Iwayama , Masahiko Takenaka
发明人： Masahiro Matsuda , Naoya Torii , Takayuki Hasebe , Noboru Iwayama , Masahiko Takenaka
IPC分类号： G06F21/10 , G09C1/00 , H04N7/167 , H04N7/169 , H04N7/50 , H04N21/2347 , H04N21/4405
CPC分类号： H04N7/1675 , H04N19/102 , H04N19/107 , H04N19/159 , H04N19/172 , H04N19/46 , H04N19/61 , H04N21/2347 , H04N21/4223 , H04N21/4325 , H04N21/4334 , H04N21/4405 , H04N21/4408
摘要： Moving-picture data in a frame is encoded without depending on another frame of moving-picture data, and moving-picture data in a frame is encoded depending on another frame of moving-picture data. Whether each frame of moving-picture data is a frame which was encoded without depending on another frame of moving-picture data or which was encoded depending on another frame of moving-picture data is determined. The frame of moving-picture data was thus determined as having been encoded without depending on another frame of moving-picture data. The enciphered moving-picture data includes the frame of moving-picture data and the frame of moving-picture data which was determined as being the frame which was encoded depending on another frame of moving-picture data.
摘要翻译：帧中的运动图像数据被编码而不依赖于运动图像数据的另一帧，并且帧中的运动图像数据根据运动图像数据的另一帧被编码。确定运动图像数据的每帧是否是被编码而不依赖于运动图像数据的另一帧或根据运动图像数据的另一帧被编码的帧。因此，运动图像数据的帧被确定为已经被编码而不依赖于运动图像数据的另一帧。加密的运动图像数据包括运动图像数据的帧和被确定为根据运动图像数据的另一帧被编码的帧的运动图像数据的帧。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式