会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 43. 发明授权
    • CDR with sigma-delta noise-shaped control
    • CDR具有Σ-Δ噪声形控制
    • US08494092B2
    • 2013-07-23
    • US13081941
    • 2011-04-07
    • Vladimir SindalovskyLane SmithShawn Logan
    • Vladimir SindalovskyLane SmithShawn Logan
    • H04L27/00
    • H04L7/033H03L7/101H04L7/0004H04L25/03057
    • In described embodiments, a receiver includes a clock and data recovery (CDR) module with a voltage control oscillator (VCO) and a Sigma-Delta modulator in an integral loop control of the VCO. Providing finer resolution by the Sigma-Delta modulator reduces quantization noise in the integral control loop when compared to a loop without a Sigma-Delta modulator in the integral loop. Sigma-Delta modulation within the integral loop control of a VCO-based CDR reduces effective quantization of the VCO integral word control, allowing the proportional loop control compensation to i) reduce effective quantization of the VCO integral word control and, ii) enhance receiver jitter tolerance in presence of periodic-jitter, serial data whose frequency is offset from the nominal rate and serial data whose nominal frequency is modulated by a spread spectrum clock.
    • 在所描述的实施例中,接收机包括具有VCO的积分环路控制中的压控振荡器(VCO)和Σ-Δ调制器的时钟和数据恢复(CDR)模块。 当与积分环路中没有Σ-Δ调制器的环路相比时,通过Sigma-Delta调制器提供更精细的分辨率降低了积分控制环路中的量化噪声。 在基于VCO的CDR的积分环路控制中的Σ-Δ调制降低了VCO积分字控制的有效量化,允许比例环路控制补偿以减少VCO积分字控制的有效量化,以及ii)增强接收器抖动 存在频率偏离标称速率的串行数据的周期抖动的容限以及标称频率由扩频时钟调制的串行数据。
    • 44. 发明申请
    • BIT FOR USE IN AT LEAST ONE OF MINING, TRENCHING AND MILLING APPLICATIONS
    • 在采矿,加工和铣削应用中至少使用一次
    • US20100320003A1
    • 2010-12-23
    • US12816522
    • 2010-06-16
    • Phillip SollamiLane SmithJimmie Lee Sollami
    • Phillip SollamiLane SmithJimmie Lee Sollami
    • E21B10/627
    • E21C35/183
    • A bit includes a body portion having a first shape, a first length, a first end and a second end. A collar portion having a second shape, a thickness, a first surface disposed adjacent a second end of the body portion and a second surface forming a ledge for seating against a surface of a rotary cutting head of a mining machine. A shank portion, has a diameter and a second length. A first end of the shank is secured to the second surface of the collar portion. A groove formed around the shaft portion closely adjacent the second end thereof. A bit tip disposed adjacent the first end of the body portion to contact a hard surface. The bit tip tapers to a pointed end. A connecting means is disposed in the groove for connecting the bit to the working machine. A plurality of fins is disposed along an outer surface of the body portion.
    • 一点包括具有第一形状,第一长度,第一端和第二端的主体部分。 具有第二形状,厚度,邻近主体部分的第二端设置的第一表面的凸缘部分和形成用于抵靠采矿机的旋转切割头的表面的凸缘的第二表面。 柄部分具有直径和第二长度。 柄的第一端固定到套环部分的第二表面。 围绕轴部分形成的与其第二端紧密相邻的凹槽。 位于主体部分的第一端附近的尖端,以接触硬表面。 尖端尖端变尖到尖端。 连接装置设置在凹槽中,用于将钻头连接到工作机器上。 多个翼片沿主体部分的外表面设置。
    • 45. 发明授权
    • Tiltable trailer hitch
    • 可倾倒的拖车搭便车
    • US07255362B2
    • 2007-08-14
    • US11156247
    • 2005-06-17
    • Lane Smith
    • Lane Smith
    • B60D1/155
    • B60D1/665B60D1/46B60D1/465
    • A tiltable trailer hitch for assisting in the loading and unloading of a trailer. The hitch includes a shank adapted to be received within a conventional trailer hitch and a ballmount pivotally mounted on the shank. An adjustment bracket is carried by the shank and is adapted to attach a ballmount. The adjustment bracket defines cooperating pairs of first openings and cooperating pairs of second openings. The second openings are radially spaced apart about a first of the first openings. The first openings are radially spaced apart about a first of the second openings. The ballmount defines first and second openings for cooperatively receiving the first and second ballmount locking pins. The trailer is tilted up or down by moving the first and second ballmount locking pins up and down within the cooperating pairs of first and second openings.
    • 一种用于协助装载和卸载拖车的可倾斜拖车挂钩。 挂钩包括适于被接收在常规拖车搭接中的柄部和可枢转地安装在柄上的滚珠架。 调节支架由柄承载并适于附接球帽。 调节支架定义协作对的第一开口和配对的第二开口对。 第二开口围绕第一开口径向隔开。 第一开口围绕第一开口径向隔开。 第一和第二开口限定了第一和第二开口,用于协同地接收第一和第二安装座锁定销。 通过在协作的第一和第二开口对内上下移动第一和第二滚珠锁定销,拖车向上或向下倾斜。
    • 47. 发明申请
    • Method and apparatus for automatic clock alignment
    • 自动时钟对准的方法和装置
    • US20070002992A1
    • 2007-01-04
    • US11174228
    • 2005-07-01
    • Vladimir SindalovskyLane Smith
    • Vladimir SindalovskyLane Smith
    • H03D3/24
    • H03L7/07H03L7/0814H04L7/0337
    • The present invention synchronizes signals generated and used in different clock domains. The invention is applicable to a CDR circuit in which phase adjustment of a multiphase clock to the phase of incoming data is implemented by controlling phase offsets from the PLL frequency relative to data sampling points Si and transition sampling points Ti. In particular, these offsets are controlled by both coarse and fine adjustments. Typically CDR circuits employ feedback phase control information being supplied to the VCDL. The above described adjustments result in these phase control signals having an arbitrary and time-changing relation to the PLL clock. By properly selecting an appropriate edge of the PLL clock signal, the present invention synchronizes these phase control signals into the PLL clock domain in order to apply VCDL control in a synchronous manner.
    • 本发明使在不同时钟域中产生和使用的信号同步。 本发明可应用于CDR电路,其中通过从相对于数据采样点S 1和N 2的转换采样点控制来自PLL频率的相位偏移来实现多相时钟到输入数据相位的相位调整 T 。 特别地,这些偏移由粗调和微调两者来控制。 通常,CDR电路使用提供给VCDL的反馈相位控制信息。 上述调整导致这些相位控制信号具有与PLL时钟的任意和时变关系。 通过适当地选择PLL时钟信号的适当边沿,本发明将这些相位控制信号同步到PLL时钟域中,以便以同步方式应用VCDL控制。
    • 49. 发明申请
    • Serializer deserializer (SERDES) testing
    • US20060176943A1
    • 2006-08-10
    • US11051801
    • 2005-02-04
    • Vladimir SindalovskyLane Smith
    • Vladimir SindalovskyLane Smith
    • H04B17/00
    • G01R31/31716
    • The various embodiments of the invention provide an apparatus, system and method of testing a serializer and deserializer data communication apparatus (SERDES). The serializer and deserializer data communication apparatus has a plurality of serialize data communication channels adapted to convert parallel data to serial data and a plurality of deserialize data communication channels adapted to convert serial data to parallel data. An exemplary method provides for coupling an output of a serialize data communication channel and an input of a deserialize data communication channel to provide a serial data loop-back connection and coupling an output of a deserialize data communication channel and an input of a serialize data communication channel to provide a parallel data loop-back connection. Input test data is provided to a first serialize or deserialize data communication channel, and is successively serialized and deserialized through each corresponding serialize data communication channel and deserialize data communication channel to provide output test data. The output test data and the input test data are then compared, with SERDES devices having acceptable or unacceptable bit error rates respectively designated as passed or failed.