专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US5940859A Emptying packed data state during execution of packed data instructions 失效
标题翻译：在打包数据指令执行期间清空打包数据状态
公开(公告)号：US5940859A
公开(公告)日：1999-08-17
申请号：US574891
申请日：1995-12-19
申请人： David Bistry , Larry Mennemeier , Alexander D. Peleg , Carole Dulong , Eiichi Kowashi , Millind Mittal , Benny Eitan
发明人： David Bistry , Larry Mennemeier , Alexander D. Peleg , Carole Dulong , Eiichi Kowashi , Millind Mittal , Benny Eitan
IPC分类号： G06F9/30 , G06F12/00
CPC分类号： G06F9/3013 , G06F9/30007 , G06F9/3001 , G06F9/30036 , G06F9/3004 , G06F9/30043 , G06F9/30076 , G06F9/30109 , G06F9/30112 , G06F9/30134
摘要： A method in a computer system which includes receiving a first instruction which indicates indicates termination of execution of instructions which operate upon packed data stored in a first storage area. The first storage area is used for modifying data responsive to execution of floating point instructions. A plurality of tags is associated with the first storage area indicating that locations in the first storage area are either empty or non-empty responsive to the execution of the floating point instructions which modify data contained in the first storage area. Responsive to the receiving of the first instruction which indicates termination of execution of instructions which operate upon the packed data stored in the first storage area, the method sets only the plurality of tags to an empty state. In different embodiments, setting of the plurality of tags to a non-empty state occurs responsive to receiving a second instruction. The second instruction (or instructions) specifies an operation upon packed data stored in the first storage area. The setting of the plurality of tags indicates execution of instructions which operate upon the packed data. This method advantageously provides a means for clearing the packed data state at the end of blocks of packed data instructions to leave the floating point state in a clear condition for subsequent operations (e.g. floating point calculations).
摘要翻译：一种计算机系统中的方法，包括接收指示的第一指令，指示对存储在第一存储区域中的压缩数据进行操作的指令的执行的终止。第一个存储区域用于响应于浮点指令的执行来修改数据。响应于修改包含在第一存储区域中的数据的浮点指令的执行，多个标签与第一存储区域相关联，指示第一存储区域中的位置是空的或非空的。响应于接收指示终止对存储在第一存储区域中的打包数据进行操作的指令的第一指令，该方法仅将多个标签设置为空状态。在不同的实施例中，响应于接收第二指令而发生多个标签的设置为非空状态。第二指令（或指令）指定存储在第一存储区域中的压缩数据的操作。多个标签的设置指示对打包数据进行操作的指令的执行。该方法有利地提供了一种用于在打包数据指令的块结束时清除打包数据状态的装置，以使浮点状态处于用于后续操作（例如，浮点计算）的清楚状态。

42. 发明授权

US06266686B1 Emptying packed data state during execution of packed data instructions 有权
标题翻译：在打包数据指令执行期间清空打包数据状态
公开(公告)号：US06266686B1
公开(公告)日：2001-07-24
申请号：US09262951
申请日：1999-03-04
申请人： David Bistry , Larry Mennemeier , Alexander D. Peleg , Carole Dulong , Eiichi Kowashi , Millind Mittal , Benny Eitan
发明人： David Bistry , Larry Mennemeier , Alexander D. Peleg , Carole Dulong , Eiichi Kowashi , Millind Mittal , Benny Eitan
IPC分类号： G06F9302
CPC分类号： G06F9/3013 , G06F9/30007 , G06F9/3001 , G06F9/30036 , G06F9/3004 , G06F9/30043 , G06F9/30076 , G06F9/30109 , G06F9/30112 , G06F9/30134
摘要： A method in a computer system which includes receiving a first instruction which indicates indicates termination of execution of instructions which operate upon packed data stored in a first storage area. The first storage area is used for modifying data responsive to execution of floating point instructions. A plurality of tags is associated with the first storage area indicating that locations in the first storage area are either empty or non-empty responsive to the execution of the floating point instructions which modify data contained in the first storage area. Responsive to the receiving of the first instruction which indicates termination of execution of instructions which operate upon the packed data stored in the first storage area, the method sets only the plurality of tags to an empty state. In different embodiments, setting of the plurality of tags to a non-empty state occurs responsive to receiving a second instruction. The second instruction (or instructions) specifies an operation upon packed data stored in the first storage area. The setting of the plurality of tags indicates execution of instructions which operate upon the packed data. This method advantageously provides a means for clearing the packed data state at the end of blocks of packed data instructions to leave the floating point state in a clear condition for subsequent operations (e.g. floating point calculations).
摘要翻译：一种计算机系统中的方法，包括接收指示的第一指令，指示对存储在第一存储区域中的压缩数据进行操作的指令的执行的终止。第一个存储区域用于响应于浮点指令的执行来修改数据。响应于修改包含在第一存储区域中的数据的浮点指令的执行，多个标签与第一存储区域相关联，指示第一存储区域中的位置是空的或非空的。响应于接收指示终止对存储在第一存储区域中的打包数据进行操作的指令的第一指令，该方法仅将多个标签设置为空状态。在不同的实施例中，响应于接收第二指令而发生多个标签的设置为非空状态。第二指令（或指令）指定存储在第一存储区域中的压缩数据的操作。多个标签的设置指示对打包数据进行操作的指令的执行。该方法有利地提供了一种用于在打包数据指令的块结束时清除打包数据状态的装置，以使浮点状态处于用于后续操作（例如，浮点计算）的清楚状态。

43. 发明授权

US5857096A Microarchitecture for implementing an instruction to clear the tags of a stack reference register file 失效
标题翻译：用于实现清除堆栈引用寄存器文件标签的指令的微体系结构
公开(公告)号：US5857096A
公开(公告)日：1999-01-05
申请号：US575686
申请日：1995-12-19
申请人： David Bistry , Larry Mennemeier , Alexander D. Peleg , Carole Dulong , Eiichi Kowashi , Millind Mittal , Benny Eitan
发明人： David Bistry , Larry Mennemeier , Alexander D. Peleg , Carole Dulong , Eiichi Kowashi , Millind Mittal , Benny Eitan
IPC分类号： G06F9/30 , G06F9/302 , G06F9/00
CPC分类号： G06F9/30014 , G06F9/30036 , G06F9/30105 , G06F9/30109 , G06F9/30112
摘要： An apparatus (e.g. a microarchitecture of a microprocessor) comprising a plurality of tags associated with a first storage area indicating that locations in the first storage area are either empty or non-empty responsive to execution of floating point instructions which modify data contained in the first storage area. A first circuit is coupled to the plurality of tags which sets only the plurality of tags to an empty state responsive to receipt of a first instruction. The first instruction indicates termination of execution of instructions which operate upon the packed data stored in the first storage area. The apparatus further comprises a second circuit coupled to the plurality of tags for setting the plurality of tags to a non-empty state responsive to receipt of a second instruction (or instructions). The second instruction specifies an operation upon packed data stored in the first storage area. The second circuit further sets the plurality of tags to indicate execution of instructions which operate upon the packed data. This apparatus advantageously provides a architecture (e.g. a microarchitecture for a microprocessor) for clearing the packed data state at the end of executed blocks of packed data instructions to leave the floating point state in a clear condition for subsequent operations (e.g. blocks of executed floating point instructions).
摘要翻译：包括与第一存储区域相关联的多个标签的装置（例如微处理器的微架构），其指示第一存储区域中的位置是响应于执行浮点指令而为空或非空的，所述浮点指令修改包含在第一存储区域中的数据储藏区域。第一电路耦合到响应于接收到第一指令而仅将多个标签设置为空状态的多个标签。第一指令指示终止对存储在第一存储区域中的打包数据进行操作的指令的执行。该装置还包括耦合到多个标签的第二电路，用于响应于接收到第二指令（或指令）将多个标签设置为非空状态。第二指令指定存储在第一存储区域中的压缩数据的操作。第二电路还设置多个标签以指示对打包数据进行操作的指令的执行。该装置有利地提供了一种架构（例如，微处理器的微架构），用于在执行的打包数据指令块的结尾处清除打包数据状态，以使浮点状态处于用于后续操作的清晰状态（例如执行浮点的块说明）。

44. 发明授权

US06792523B1 Processor with instructions that operate on different data types stored in the same single logical register file 失效
标题翻译：处理器具有对存储在同一个逻辑寄存器文件中的不同数据类型进行操作的指令
公开(公告)号：US06792523B1
公开(公告)日：2004-09-14
申请号：US09363116
申请日：1999-07-27
申请人： Andrew F. Glew , Larry M. Menneneier , Alexander D. Peleg , David Bistry , Millind Mittal , Carole Dulong , Eiichi Kowashi , Benny Eitan , Derrik Lin , Romamohan R. Vakkalagadda
发明人： Andrew F. Glew , Larry M. Menneneier , Alexander D. Peleg , David Bistry , Millind Mittal , Carole Dulong , Eiichi Kowashi , Benny Eitan , Derrik Lin , Romamohan R. Vakkalagadda
IPC分类号： G06F1200
CPC分类号： G06F9/3017 , G06F9/30036 , G06F9/30105 , G06F9/30109 , G06F9/30112 , G06F9/30134 , G06F9/30189 , G06F9/384 , G06F9/462
摘要： A processor with instructions to operate on different data types stored in a single logical register file. According to one aspect of the invention, a first set of instructions of a first instruction type operates on the contents of what at least logically appears to software as a single logical register file. The first set of instructions appears to access the single logical register file as a flat register file. In addition, a first instruction of a second instruction type operates on the logical register file. However, the first instruction appears to access the logical register file as a stack referenced register file. Furthermore, sometime between starting the execution of the first set of instructions and completing the execution of the first instruction, all tags in a set of tags indicating whether corresponding registers in the single logical register file are empty or non-empty are caused to indicate non-empty states.
摘要翻译：具有对存储在单个逻辑寄存器文件中的不同数据类型进行操作的指令的处理器。根据本发明的一个方面，第一指令类型的第一组指令对至少逻辑上显示为软件的内容进行操作，作为单个逻辑寄存器文件。第一组指令似乎以平坦寄存器文件的形式访问单个逻辑寄存器文件。此外，第二指令类型的第一指令对逻辑寄存器文件进行操作。但是，第一条指令似乎以堆栈引用的寄存器文件的形式访问逻辑寄存器文件。此外，在开始第一组指令的执行和完成第一指令的执行之间的某个时刻，引起一组标签中指示单个逻辑寄存器文件中的相应寄存器是空还是非空的所有标签，空状态。

45. 发明授权

US06751725B2 Methods and apparatuses to clear state for operation of a stack 有权
标题翻译：清除堆栈操作状态的方法和装置
公开(公告)号：US06751725B2
公开(公告)日：2004-06-15
申请号：US09785303
申请日：2001-02-16
申请人： David Bistry , Larry Mennemeier , Alexander D. Peleg , Carole Dulong , Eiichi Kowashi , Millind Mittal , Benny Eitan
发明人： David Bistry , Larry Mennemeier , Alexander D. Peleg , Carole Dulong , Eiichi Kowashi , Millind Mittal , Benny Eitan
IPC分类号： G06F9302
CPC分类号： G06F9/3013 , G06F9/30007 , G06F9/3001 , G06F9/30036 , G06F9/3004 , G06F9/30043 , G06F9/30076 , G06F9/30109 , G06F9/30112 , G06F9/30134
摘要： Methods and apparatuses to clear state for operation of a stack. According to one embodiment of the invention, a processor comprises a set of one or more storage areas and a decode unit. The set of one or more storage areas are to store a plurality of tags and a top of stack indication, where each of the plurality of tags is to indicate if a register is in an empty or non-empty state. The decode unit is to decode scalar floating point instructions and packed data instructions, where at least certain of said scalar floating point instructions specify registers in a stack referenced manner and at least certain of said packed data instructions specify registers in a non-stack referenced manner. In addition, the packed data instructions include an instruction to mark the end of blocks of the packed data instructions in programs. The processor also comprises circuitry to cause the plurality of tags to indicate the empty state responsive to execution of the instruction.
摘要翻译：清除堆栈操作状态的方法和装置。根据本发明的一个实施例，处理器包括一组一个或多个存储区域和解码单元。一个或多个存储区域的集合是存储多个标签和堆栈指示的顶部，其中多个标签中的每个标签用于指示寄存器是处于空还是非空状态。解码单元是对标量浮点指令和压缩数据指令进行解码，其中至少某些所述标量浮点指令以堆栈参考方式指定寄存器，并且至少某些所述打包数据指令以非堆栈参考方式指定寄存器。此外，打包数据指令包括用于标记程序中打包数据指令的块的结束的指令。该处理器还包括使多个标签响应于指令执行而指示空状态的电路。

46. 发明授权

US5793661A Method and apparatus for performing multiply and accumulate operations on packed data 失效
标题翻译：对打包数据执行乘法和累加操作的方法和装置
公开(公告)号：US5793661A
公开(公告)日：1998-08-11
申请号：US578827
申请日：1995-12-26
申请人： Carole Dulong , Larry Mennemeier , Tuan H. Bui , Eiichi Kowashi , Alexander D. Peleg , Benny Eitan , Stephen A. Fischer , Benny Maytal , Millind Mittal
发明人： Carole Dulong , Larry Mennemeier , Tuan H. Bui , Eiichi Kowashi , Alexander D. Peleg , Benny Eitan , Stephen A. Fischer , Benny Maytal , Millind Mittal
IPC分类号： G06F7/544 , G06F7/00
CPC分类号： G06F7/5443 , G06F2207/3828
摘要： A method of multiplying and accumulating two sets of values in a computer system. A packed multiply add is performed on a first portion of a first set of values packed into a first source and a first portion of a second set of values packed into a second source to generate a first result. The first result is unpacked into a plurality of values (e.g. two). The plurality of values is then added together to form a resulting accumulation value.
摘要翻译：一种在计算机系统中乘法和累加两组值的方法。在打包到第一源的第一组值的第一部分和打包到第二源中的第二组值的第一部分的第一部分上执行打包乘法加法以产生第一结果。第一个结果被打包成多个值（例如两个）。然后将多个值相加在一起以形成结果积累值。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式