会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 42. 发明授权
    • Liquid crystal display module having replaceable light sources
    • 具有可更换光源的液晶显示模块
    • US07570312B2
    • 2009-08-04
    • US11264394
    • 2005-11-01
    • Jong Dae Kim
    • Jong Dae Kim
    • G02F1/1333
    • G02F1/13452G02F1/133615
    • Disclosed is a liquid crystal display module which makes it possible to reduce the number of components and manufacturing processes of the liquid crystal display module and to easily replace a failed LED of a backlight unit that irradiates light onto a liquid crystal panel when the LED fails. In the liquid crystal display module, an electric signal is transferred to the liquid crystal panel and the LED through a flexible printed circuit board, and the flexible printed circuit board is electrically and physically connected to the LED by connecting a coupling pin of the LED with a socket of the flexible printed circuit board. In the case in which an LED fails, the coupling pin of the failed LED can be detached from the socket of the flexible printed circuit board, and thus the LED can easily be replaced.
    • 公开了一种液晶显示模块,其可以减少液晶显示模块的部件数量和制造工艺,并且容易地替换当LED发生故障时将光照射到液晶面板上的背光单元的故障LED。 在液晶显示模块中,电信号通过柔性印刷电路板传送到液晶面板和LED,柔性印刷电路板通过将LED的耦合引脚与 柔性印刷电路板的插座。 在LED发生故障的情况下,故障LED的耦合销可以从柔性印刷电路板的插座脱离,因此可以方便地更换LED。
    • 44. 发明申请
    • DUAL CDS/PxGA CIRCUIT
    • 双CDS / PxGA电路
    • US20090086072A1
    • 2009-04-02
    • US12195194
    • 2008-08-20
    • Young Kyun ChoYoung Deuk JeonChong Ki KwonJong Dae Kim
    • Young Kyun ChoYoung Deuk JeonChong Ki KwonJong Dae Kim
    • H04N3/14H03F1/02H03K17/00
    • H03F3/45973H03F1/02H03F3/005H03F3/45475H03F2203/45136H03F2203/45514H04N5/335H04N5/378
    • Provided is a dual sampling/pixel gain amplifier (CDS/PxGA) circuit with a shared amplifier, and more particularly, to a dual CDS/PxGA circuit for adjusting a gain of an amplifier based on capacitance. The dual CDS/PxGA circuit comprises: a first sampler for sampling a reset level and a data level of a first pixel; a second sampler for sampling a reset level and a data level of a second pixel; and an operational amplifier for receiving sampling values from the first and second samplers, calculating output signals of the first and second pixels using the sampling values, and amplifying the calculated output signals. Thus, it is possible to reduce a speed of an operational amplifier by using the dual CDS/PxGA structure, reduce power consumption by sharing the operational amplifier, and obtain a variable gain of a wide range by adjusting capacitance using a capacitor array.
    • 提供了具有共享放大器的双采样/像素增益放大器(CDS / PxGA)电路,更具体地,涉及用于基于电容调整放大器的增益的双CDS / PxGA电路。 双CDS / PxGA电路包括:用于对第一像素的复位电平和数据电平进行采样的第一采样器; 第二采样器,用于对第二像素的复位电平和数据电平进行采样; 以及运算放大器,用于从第一和第二采样器接收采样值,使用采样值来计算第一和第二像素的输出信号,并放大所计算的输出信号。 因此,可以通过使用双CDS / PxGA结构来降低运算放大器的速度,通过共享运算放大器来降低功耗,并且通过使用电容器阵列调整电容来获得宽范围的可变增益。
    • 46. 发明授权
    • Wide-band multimode frequency synthesizer and variable frequency divider
    • 宽带多模频率合成器和可变分频器
    • US07511581B2
    • 2009-03-31
    • US11634004
    • 2006-12-05
    • Ja Yol LeeKwi Dong KimChong Ki KwonJong Dae KimSang Heung Lee
    • Ja Yol LeeKwi Dong KimChong Ki KwonJong Dae KimSang Heung Lee
    • H03L7/00
    • H03K23/667H03L7/0898H03L7/093H03L7/099H03L7/193
    • A wide-band multimode frequency synthesizer using a Phase Locked Loop (PLL) is provided. The multiband frequency synthesizer includes a multimode prescaler, a phase detector/a charge pump, a swallow type frequency divider, and a switching bank LC tuning voltage-controlled oscillator having wide-band and low phase noise characteristics. The multimode prescaler operates in five modes and divides a signal up to 12 GHz. The wide-band frequency synthesizer can be used in various fields such as WLAN/HYPERLAN/DSRC/UWB systems that operate in the frequency range from 2 GHz to 9 GHz. The wide-band multimode frequency synthesizer includes a frequency/phase detector for comparing a frequency and phase of a reference high-frequency signal with a frequency and phase of a feedback high-frequency signal; a charge pump for producing an output current corresponding to the result of the comparison performed by the frequency/phase detector; a loop filter for producing an output voltage corresponding to an accumulated value of the output current of the charge pump; a voltage-controlled oscillator for generating an oscillation signal having a frequency corresponding to the output voltage of the loop filter; and a variable frequency divider for dividing an output signal of the voltage-controlled oscillator by a designated integer value, and outputting the result as a feedback signal, wherein at lease two of an amount of unit pumping charges of the charge pump, an RLC value of the loop filter, an RLC value of the voltage-controlled oscillator, and a divisor value of the variable frequency divider are controlled according to a band.
    • 提供了使用锁相环(PLL)的宽带多模频率合成器。 多频率频率合成器包括多模预分频器,相位检测器/电荷泵,燕子式分频器和具有宽带和低相位噪声特性的开关组LC调谐压控振荡器。 多模预分频器以五种模式工作,并将信号分为12 GHz。 宽带频率合成器可用于各种领域,例如在2 GHz至9 GHz频率范围内工作的WLAN / HYPERLAN / DSRC / UWB系统。 宽带多模频率合成器包括用于将参考高频信号的频率和相位与反馈高频信号的频率和相位进行比较的频率/相位检测器; 用于产生与由频率/相位检测器执行的比较结果相对应的输出电流的电荷泵; 环路滤波器,用于产生与电荷泵的输出电流的累积值相对应的输出电压; 用于产生具有与环路滤波器的输出电压对应的频率的振荡信号的压控振荡器; 以及可变分频器,用于将压控振荡器的输出信号除以指定的整数值,并输出该结果作为反馈信号,其中至少两个电荷泵的单位泵送电荷,RLC值 根据频带控制环路滤波器的电压控制振荡器的RLC值和可变分频器的除数值。
    • 48. 发明授权
    • Low voltage differential signal driver circuit and method for controlling the same
    • 低压差分信号驱动电路及其控制方法
    • US07268623B2
    • 2007-09-11
    • US11292673
    • 2005-12-02
    • Kwi Dong KimChong Ki KwonJong Dae Kim
    • Kwi Dong KimChong Ki KwonJong Dae Kim
    • H03F3/45
    • H03F3/45748H03F2200/513H03F2203/45082H03F2203/45644
    • Provided are a low voltage differential signal driver circuit and a method for controlling the same. The differential signal driver circuit includes: a differential amplification signal generator disposed between a power supply voltage terminal and a ground terminal, and outputting first and second differential amplification signals to first and second output terminals in response to first and second differential input signals, respectively; a common mode voltage generator for generating a common mode voltage in response to DC (direct current) offset voltages of the first and second differential amplification signals; and a variable load portion for controlling a resistance between the power supply voltage terminal and the first output terminal and a resistance between the power supply voltage terminal and the second output terminal in response to the common mode voltage such that the first and second differential amplification signals have constant DC offset voltages.
    • 提供了一种低电压差分信号驱动电路及其控制方法。 差分信号驱动电路包括:差分放大信号发生器,其设置在电源电压端和接地端之间,并分别响应于第一和第二差分输入信号而将第一和第二差分放大信号输出到第一和第二输出端; 共模电压发生器,用于响应于第一和第二差分放大信号的DC(直流)偏移电压产生共模电压; 以及可变负载部分,用于响应于共模电压来控制电源电压端子和第一输出端子之间的电阻以及电源电压端子和第二输出端子之间的电阻,使得第一和第二差分放大信号 具有恒定的直流偏移电压。
    • 49. 发明授权
    • Method for compensating temperature in crystal oscillator
    • 晶体振荡器温度补偿方法
    • US06870434B2
    • 2005-03-22
    • US10464735
    • 2003-06-19
    • Jin Ho HanMyung Shin KwarkJong Dae Kim
    • Jin Ho HanMyung Shin KwarkJong Dae Kim
    • H03B5/32H03B5/04H03B5/36H03L1/02
    • H03L1/026
    • The present invention relates to a method for compensating temperature in a crystal oscillator including a capacitor array consisted of a first bank of unit capacitors each with low capacitance and a second bank of unit capacitors each with high capacitance. The method comprising the steps of calculating memory address that stores information about the capacitor array address in accordance with the temperature that is subtracted from present temperature by a temperature offset code; reading data from a memory address corresponding to remain bits excepted lowest bit when the lowest bit is 0 among the memory address; averaging data read from a memory address corresponding to remain bits excepted lowest bit and data of a memory address incremented by 1 from the memory address when the lowest bit is 1 among the memory address; transmitting data read from the memory address or averaged data to the first bank or second bank by comparing the memory address and temperature boundary code; and adjusting the capacitor array with capacitance corresponding to a present temperature by using data transmitted to the first bank or second bank.
    • 本发明涉及一种用于补偿晶体振荡器中的温度的方法,该晶体振荡器包括由具有低电容的第一组单位电容器组成的电容器阵列和具有高电容的第二组单位电容器。 该方法包括以下步骤:根据从当前温度减去温度偏移代码的温度计算存储关于电容器阵列地址的信息的存储器地址; 从存储器地址中的最低位为0时,从与除了最低位之外的保持位相对应的存储器地址读取数据; 从存储器地址中的最低位为1时,从存储器地址递增1的存储器地址中除了除了最低位之外的保留位和存储器地址的数据读取的平均数据; 通过比较存储器地址和温度边界码,将从存储器地址读取的数据或平均数据发送到第一存储体或第二存储体; 以及通过使用发送到第一存储体或第二存储体的数据来调整电容器阵列与对应于当前温度的电容。