会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 49. 发明授权
    • Series interconnected optoelectronic device module assembly
    • 系列互连光电器件组件
    • US07276724B2
    • 2007-10-02
    • US11039053
    • 2005-01-20
    • James R. SheatsSam KaoGregory A. MillerMartin R. Roscheisen
    • James R. SheatsSam KaoGregory A. MillerMartin R. Roscheisen
    • H01L29/06H01L21/00
    • H01L31/0392H01L27/3204H01L31/03925H01L31/03928H01L31/046H01L31/0465H01L31/0749H01L31/18H01L51/5203Y02E10/541Y02P70/521
    • Series interconnection of optoelectronic device modules is disclosed. Each device module includes an active layer disposed between a bottom electrode and a transparent conducting layer. An insulating layer is disposed between the bottom electrode of a first device module and a backside top electrode of the first device module. One or more vias are formed through the active layer, transparent conducting layer and insulating layer of the first device module. Sidewalls of the vias are coated with an insulating material such that a channel is formed through the insulating material to the backside top electrode of the first device module. The channel is at least partially filled with an electrically conductive material to form a plug that makes electrical contact between the transparent conducting layer and the backside top electrode of the first device module. Portions of the backside top electrode and insulating layer of a second device module are cut back to expose a portion of the bottom electrode of the second device module. The first and second device modules are attached to an insulating carrier substrate. Electrical contact is made between the backside top electrode of the first device module and the exposed portion of the bottom electrode of the second device module.
    • 公开了光电器件模块的串联互连。 每个器件模块包括设置在底部电极和透明导电层之间的有源层。 绝缘层设置在第一器件模块的底部电极和第一器件模块的背面顶部电极之间。 通过第一器件模块的有源层,透明导电层和绝缘层形成一个或多个通孔。 通孔的侧壁涂覆有绝缘材料,使得通过绝缘材料形成通道到第一器件模块的背面顶部电极。 通道至少部分地填充有导电材料以形成在第一器件模块的透明导电层和背面顶部电极之间形成电接触的插塞。 背面顶部电极和第二器件模块的绝缘层的部分被切割以暴露第二器件模块的底部电极的一部分。 第一和第二器件模块附接到绝缘载体衬底。 在第一器件模块的背面顶部电极和第二器件模块的底部电极的暴露部分之间形成电接触。