会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 37. 发明授权
    • Diode modulator generating a line S-correction
    • 二极管调制器产生线S校正
    • US6060846A
    • 2000-05-09
    • US914054
    • 1997-07-15
    • Christianus H. J. BergmansFransiscus M. J. Nooijen
    • Christianus H. J. BergmansFransiscus M. J. Nooijen
    • H04N3/23G09G1/04H04N3/237H04N3/27
    • H04N3/27H04N3/237
    • A diode modulator circuit which is adapted to supply an acceptable S-correction of the S-linearity error of the line scanning of a picture tube (CRT) at substantially different line scan widths. A known diode modulator has two loops. The first loop includes a series arrangement of a line deflection coil (LD) and an S-capacitor (CS), which series arrangement is arranged in parallel with a first flyback capacitor (CF1) and a first diode (D1). The second loop includes a modulator coil (LB) arranged in parallel with a second flyback capacitor (CF2) and a second diode (D2). The two loops are arranged in series. An inner-pincushion capacitor (CSM) is arranged in a common path in which the line deflection current (Id) and a modulator current (Ib) flowing through the modulator coil (LB) flow in opposite directions. The amount of S-correction depends on the values of the S-correction capacitor (SC) and the inner-pincushion capacitor (CSM). The S-capacitor (CS) has been omitted in the subject diode modulator. In this way, the amount of S-correction at minimal scan width will be zero because the common current (Im) flowing in the common path is zero if the diode modulator is in equilibrium. The diode modulator according to the invention can thus cope with picture tubes (CRT) which require a very low amount of S-correction at a small scan width without the need for an additional capacitor (CS2) and a thyristor switching circuit (T) to activate the additional capacitor (CS2) to lower the amount of S-correction at the small scan width.
    • 一种二极管调制器电路,其适于以基本上不同的线扫描宽度提供显像管(CRT)的线扫描的S线性误差的可接受的S校正。 一个已知的二极管调制器有两个回路。 第一环路包括线偏转线圈(LD)和S电容器(CS)的串联布置,该串联装置与第一反激电容器(CF1)和第一二极管(D1)并联布置。 第二回路包括与第二反激电容器(CF2)和第二二极管(D2)并联布置的调制器线圈(LB)。 两个回路串联排列。 内枕形电容器(CSM)布置在流过调制器线圈(LB)的线偏转电流(Id)和调制器电流(Ib)沿相反方向流动的公共路径中。 S校正量取决于S校正电容器(SC)和内枕形电容器(CSM)的值。 在目标二极管调制器中省略了S电容(CS)。 以这种方式,在最小扫描宽度处的S校正量将为零,因为如果二极管调制器处于平衡状态,则在公共路径中流动的公共电流(Im)为零。 因此,根据本发明的二极管调制器可以处理在小扫描宽度下需要非常低量的S校正的显像管(CRT),而不需要额外的电容器(CS2)和晶闸管开关电路(T)到 激活附加电容器(CS2)以减小扫描宽度小的S校正量。
    • 39. 发明授权
    • Deflecting yoke assembly for making a trapezoidal raster
    • 用于制作梯形光栅的偏转轭组件
    • US4445101A
    • 1984-04-24
    • US399697
    • 1982-07-19
    • Toshio KobayashiHideo Hishiki
    • Toshio KobayashiHideo Hishiki
    • H04N3/23H01J29/76H04N3/237H01F7/00
    • H01J29/76H04N3/237H01J2229/964
    • A saturable reactor having a pair of series coils is attached to the outside surface of the cores of the vertical deflecting coils where the series coils are connected in series with a parallel connection of the horizontal deflecting coils. Each of the pair of coils of the saturable reactor is wound around a drum core which is magnetically biased by means of a permanent magnet. The saturable reactor is positioned so that leakage flux from the vertical deflecting coils is led into the drum cores, thereby changing the inductance of the pair of coils in accordance with the degree of vertical deflection. The horizontal deflecting currents flowing through the horizontal deflecting coils thus controlled to chage the width of raster providing a trapezoidal raster which is needed for projecting a TV picture on a large screen.
    • 具有一对串联线圈的饱和电抗器连接到垂直偏转线圈的芯的外表面,其中串联线圈与水平偏转线圈的并联连接串联连接。 可饱和电抗器的一对线圈中的每一个缠绕在通过永磁体磁力偏置的鼓芯上。 可饱和电抗器被定位成使得来自垂直偏转线圈的漏磁通被引入鼓芯,从而根据垂直偏转的程度改变一对线圈的电感。 因此,流过水平偏转线圈的水平偏转电流被控制以使光栅的宽度变窄,从而提供梯形光栅,这是在大屏幕上投影电视图像所需要的。
    • 40. 发明授权
    • Combined linearity and side pincushion correction arrangement
    • 组合线性和侧枕式校正装置
    • US4234824A
    • 1980-11-18
    • US32252
    • 1979-04-23
    • Willem den Hollander
    • Willem den Hollander
    • H01J29/70H04N3/237
    • H04N3/237H01J29/70
    • A linearity inductance and a side pincushion correction inductance are wound on outer leg core portions of a single E-core. A magnet biases the linearity inductance core portion for saturating that portion each horizontal deflection cycle for producing a linearity corrected horizontal deflection current. A high reluctance path for flux mutually linking both the linearity and side pincushion correction windings is provided by the E-core configuration. The portion of the flux generated by the side pincushion correction winding that does flow in the linearity winding core portion compensates for undesirable vertical rate changes in the magnetic bias of the linearity winding core portion.
    • 线性电感和侧枕形校正电感缠绕在单个E芯的外芯芯部分上。 磁体偏置线性电感核心部分,以饱和该部分每个水平偏转周期,以产生线性校正的水平偏转电流。 通过E芯构造提供了通过线性和侧枕形校正绕组相互连接的磁通的高磁阻路径。 在线性卷绕芯部中流动的侧枕形校正绕组产生的磁通部分补偿线性绕组芯部分的磁偏置中不期望的垂直速率变化。