会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 34. 发明授权
    • Method and system for debugging a program in a multi-thread environment
    • 在多线程环境中调试程序的方法和系统
    • US08201152B2
    • 2012-06-12
    • US12110430
    • 2008-04-28
    • Yan LiQi YaoWeiying YuYong Zheng
    • Yan LiQi YaoWeiying YuYong Zheng
    • G06F9/44
    • G06F11/362
    • A method and system for debugging a program in multithread environment which interrupts the running of a debuggee program begins by replacing the instruction at the position at which a breakpoint for debugging is desired to be set with a breakpoint instruction. When the breakpoint instruction is replaced back with the instruction at the position at which the breakpoint for debugging is set, an instruction is set in front of the breakpoint for debugging as a fence breakpoint; and when the instruction at the position at which the breakpoint for debugging is set, is replaced again with the breakpoint instruction. On completion, the fence breakpoint is replaced with the original instruction of the debuggee program at that position.
    • 用于调试多线程环境中的程序的方法和系统,其中断调试程序的运行,首先将需要使用断点指令设置的调试断点位置处的指令替换。 当断点指令被替换为用于调试断点的位置处的指令时,在断点前设置指令作为围栏断点; 并且当设置用于调试断点的位置处的指令被替换为断点指令。 完成后,该栅栏断点被替换为该位置的调试程序的原始指令。
    • 35. 发明申请
    • ESTABLISHMENT METHOD AND DEVICE FOR LINK BETWEEN ACCESS POINT AND REPEATER IN WIRELESS DISTRIBUTION SYSTEM
    • 在无线分配系统中接入点和重复器之间链接的建立方法和设备
    • US20120089834A1
    • 2012-04-12
    • US13140715
    • 2009-12-24
    • Yan Li
    • Yan Li
    • H04L9/32H04K1/00
    • H04W24/02H04B7/2606H04W12/04H04W12/06H04W72/0413H04W84/047H04W88/04
    • The present invention provides an establishment method and device for a link between an access point and a repeater in a wireless distribution system. The method comprises: starting the access point and the repeater in the wireless distribution system; the access point and the repeater transmitting an interactive message to each other, and obtaining channel information, channel encryption mode, cipher key information, and address information of an opposite end about the link between the access point and the repeater from the interactive message; the access point and the repeater establishing the link between the access point and the repeater according to the channel information, the channel encryption mode, the cipher key information, and the address information of the opposite end. The device comprises: a starting module, an interactive module, and an establishment module. The present invention overcomes the problem of the establishment method for a link between the access point and the repeater in a wireless distribution system, that is, it needs a user's manual input to determine the channel of the WDS link establishment, which causes the procedure of the link establishment is relatively troublesome. Furthermore, the present invention achieves the automatic optimal configurations on the channel of the WDS link, such that the operation of the user is more convenient and quicker, and the quality and the rate of the link are increased
    • 本发明提供一种无线分布系统中的接入点与中继器之间的链路的建立方法和装置。 该方法包括:在无线分发系统中启动接入点和中继器; 所述接入点和所述中继器彼此发送交互消息,并从所述交互消息中获取关于所述接入点和所述中继器之间的链路的相对端的信道信息,信道加密模式,密码密钥信息和地址信息; 接入点和中继器根据信道信息,信道加密模式,密码密钥信息和相对端的地址信息建立接入点和中继器之间的链路。 该装置包括:启动模块,交互模块和建立模块。 本发明克服了无线分发系统中接入点与中继器之间的链路建立方法的问题,即需要用户的手动输入来确定WDS链路建立的信道, 链接建立比较麻烦。 此外,本发明实现了WDS链路的信道上的自动优化配置,使得用户的操作更方便快捷,链路的质量和速率增加
    • 39. 发明申请
    • Non-Volatile Memory and Method for Power-Saving Multi-Pass Sensing
    • 非易失性存储器和省电多通道感测方法
    • US20110235435A1
    • 2011-09-29
    • US13154223
    • 2011-06-06
    • Shou-Chang TsaoYan Li
    • Shou-Chang TsaoYan Li
    • G11C16/06
    • G11C7/12G11C7/06G11C11/5642G11C16/3418G11C2211/5621
    • A non-volatile memory device and power-saving techniques capable of reading and writing a large number of memory cells with multiple read/write circuits in parallel has features to reduce power consumption during sensing, which is included in read, and program/verify operations. A sensing verify operation includes one or more sensing cycles relative to one or more demarcation threshold voltages to determine a memory state. In one aspect, coupling of the memory cells to their bit lines are delayed during a precharge operation in order to reduced the cells' currents working against the precharge. In another aspect, a power-consuming precharge period is minimized by preemptively starting the sensing in a multi-pass sensing operation. High current cells not detected as a result of the premature sensing will be detected in a subsequent pass.
    • 能够并行地读取和写入具有多个读/写电路的大量存储单元的非易失性存储器件和省电技术具有降低检测期间的功耗的功能,包括在读取和编程/校验操作中 。 感测验证操作包括相对于一个或多个分界阈值电压的一个或多个感测周期,以确定存储器状态。 在一个方面,在预充电操作期间,存储器单元与它们的位线的耦合被延迟,以便减小单元电流抵抗预充电工作。 在另一方面,通过在多遍感测操作中预先启动感测来使功耗预充电周期最小化。 作为过早感测的结果未检测到的高电流电池将在随后的通过中被检测到。
    • 40. 发明申请
    • Non-Volatile Memory and Method With Power-Saving Read and Program-Verify Operations
    • 非易失性存储器和方法,省电读取和程序验证操作
    • US20110222345A1
    • 2011-09-15
    • US13114481
    • 2011-05-24
    • Yan LiSeungpil LeeSiu Lung Chan
    • Yan LiSeungpil LeeSiu Lung Chan
    • G11C16/04G11C16/06
    • G11C11/5642G11C16/26G11C2211/5621
    • A non-volatile memory device capable of reading and writing a large number of memory cells with multiple read/write circuits in parallel has features to reduce power consumption during read, and program/verify operations. A read or program verify operation includes one or more sensing cycles relative to one or more demarcation threshold voltages to determine a memory state. In one aspect, selective memory cells among the group being sensed in parallel have their conduction currents turned off when they are determined to be in a state not relevant to the current sensing cycle. In another aspect, a power-consuming period is minimized by preemptively starting any operations that would prolong the period. In a program/verify operation cells not to be programmed have their bit lines charged up in the program phase. Power is saved when a set of these bit lines avoids re-charging at every passing of a program phase.
    • 能够并行读取和写入具有多个读/写电路的大量存储单元的非易失性存储器件具有降低读取和编程/验证操作期间的功耗的特征。 读取或编程验证操作包括相对于一个或多个分界阈值电压的一个或多个感测周期,以确定存储器状态。 在一个方面,当被确定为处于与当前感测周期无关的状态时,被并联感测的组中的选择性存储单元的导通电流关闭。 另一方面,通过预先启动延长周期的任何操作来最小化功耗周期。 在程序/验证操作中,不编程的单元在程序阶段中将其位线充电。 当一组这些位线避免在每个程序阶段的过程中重新充电时,节省电力。