会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 35. 发明授权
    • Method of testing connectivity using dual operational mode CML latch
    • 使用双操作模式CML锁定测试连接的方法
    • US07560966B2
    • 2009-07-14
    • US12002878
    • 2007-12-19
    • Joseph O. MarshJoseph NatonioJames M. Wilson
    • Joseph O. MarshJoseph NatonioJames M. Wilson
    • H03K3/289
    • H03K3/356043
    • A method of testing connectivity through a plurality of dual purpose current mode logic (“CML”) latch circuits connected in a series is provided. Each of the CML latch circuits are operable to latch at least one output signal at a timing in accordance with at least one clock signal and having a mode control device for operating the CML latch circuit as a buffer amplifier when the at least one clock signal is inactive. The method comprises the steps of activating the mode control devices of each of the CML latches to operate each of the CML latches as a buffer; inputting a first signal to a first CML latch of the series; latching an output signal of a second CML latch of the series, the second CML latch being connected at a point in the series downstream from the first CML latch; and determining whether the output signal changes in accordance with a change in the first signal.
    • 提供了通过串联连接的多个双用途电流模式逻辑(“CML”)锁存电路来测试连接性的方法。 每个CML锁存电路可操作以根据至少一个时钟信号在定时锁存至少一个输出信号,并具有一个模式控制装置,用于当至少一个时钟信号为 不活动 该方法包括以下步骤:激活每个CML锁存器的模式控制装置,以操作每个CML锁存器作为缓冲器; 向所述系列的第一CML锁存器输入第一信号; 锁存串联的第二CML锁存器的输出信号,第二CML锁存器在第一CML锁存器下游的串联点连接; 以及确定所述输出信号是否根据所述第一信号的改变而改变。
    • 39. 发明授权
    • Intelligent controller accessed through addressable virtual space
    • 智能控制器通过可寻址的虚拟空间进行访问
    • US07167951B2
    • 2007-01-23
    • US10263274
    • 2002-10-02
    • Jerry A. BladesMatthew C. DeweyBruce A. ThompsonDavid J. Van MarenJames M. Wilson
    • Jerry A. BladesMatthew C. DeweyBruce A. ThompsonDavid J. Van MarenJames M. Wilson
    • G06F12/00
    • G06F3/0664G06F3/0607G06F3/0643G06F3/0679G06F12/08
    • Mass storage system controller apparatus receives requests for access to files in a data storage system and manages access to the files in the data storage system, the data storage system having a plurality of storage devices and the requests being addressed to the data storage system as a single virtual storage device having addressable Command Regions allocated to controller commands and addressable Mapped Data Regions allocated for data storage. The apparatus includes a file system to manage access to files in the data storage system, the file system having a processor acting as a Command Region processor and acting as a Mapped Data Region processor. A disk emulator responds as a disk drive device to write/read commands and passes the write/read commands addressed to Command Regions of the virtual storage device to the Command Region processor, the write/read commands addressed to Command Regions containing controller commands for the file system. The Command Region processor responds to controller commands in the write/read commands and processes the controller commands to control files in the data storage system. The disk emulator responds as a disk drive device to write/read commands and passes write/read commands addressed to a Mapped Data Region of the virtual storage device to the Mapped Data Region processor. The Mapped Data Region processor responds to a write/read command with a Mapped Data Region address and transfers data to or from the data storage system for files mapped to the Mapped Data Region address.
    • 大容量存储系统控制器装置接收访问数据存储系统中的文件的请求,并管理对数据存储系统中的文件的访问,数据存储系统具有多个存储装置,并且请求被作为数据存储系统寻址到数据存储系统 单个虚拟存储设备具有分配给控制器命令的可寻址命令区域和分配用于数据存储的可寻址映射数据区域。 该装置包括用于管理数据存储系统中文件访问的文件系统,该文件系统具有用作命令区域处理器的处理器并用作映射数据区域处理器。 磁盘仿真器作为磁盘驱动器设备作为写入/读取命令进行响应,并将寻址到虚拟存储设备的命令区域的写入/读取命令传递到命令区域处理器,写入/读取命令寻址到包含控制器命令的命令区域 文件系统。 命令区域处理器响应写/读命令中的控制器命令,并处理控制器命令以控制数据存储系统中的文件。 磁盘仿真器作为磁盘驱动器设备进行响应,以写/读命令,并将寻址到虚拟存储设备的映射数据区的写/读命令传递给映射数据区处理器。 映射数据区域处理器使用映射数据区域地址响应写入/读取命令,并将数据传输到数据存储系统或从映射到映射到映射数据区域地址的文件传输数据。