会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 32. 发明申请
    • 3D ANAGLYPH DISPLAY APPARATUS AND SYSTEM
    • 3D ANAGLYPH显示设备和系统
    • US20120139919A1
    • 2012-06-07
    • US12962642
    • 2010-12-07
    • Peter Shintani
    • Peter Shintani
    • G06T15/50
    • H04N13/398H04N13/324H04N13/334H04N13/356
    • An apparatus and method for displaying 3D video and imaging on a display system or television set which incorporate a transmissive display coupled over a multi-color backlighting panel having a plurality of distributed color emissive elements (e.g., colored LEDs). In response to detecting the framing output to the transmissive display, the color output of the backlight is alternately sequenced to enhance the anaglyph or to provide definition for alternate right/left image frames. In one implementation, the type of video stream being input (e.g., 2D, 3D, type of 3D, and so forth.) of the video is used in combination with user selected mode settings to determine whether display output is generated in a 2D mode with a fixed color (e.g., white) output or in a 3D mode in which the color alternates between a first and second color of backlighting.
    • 一种用于在显示系统或电视机上显示3D视频和成像的装置和方法,该显示系统或电视机包括耦合在具有多个分布式彩色发射元件(例如彩色LED)的多色背光面板上的透射显示器。 响应于检测到透射显示器的成帧输出,背光的颜色输出被交替排序以增强浮雕,或者提供交替的右/左图像帧的定义。 在一个实现中,视频的输入的视频流的类型(例如,2D,3D,3D的类型等)与用户选择的模式设置结合使用以确定是否以2D模式生成显示输出 具有固定颜色(例如,白色)输出或3D模式,其中颜色在第一和第二背光颜色之间交替显示。
    • 36. 发明申请
    • FLAT CABLE FOR MOUNTED DISPLAY DEVICES
    • 用于安装显示设备的平面电缆
    • US20090301755A1
    • 2009-12-10
    • US12134118
    • 2008-06-05
    • Peter Shintani
    • Peter Shintani
    • H01B7/08
    • H01B7/08
    • A flat high definition multimedia interface (HDMI) cable. The flat cable that is less visible in comparison to a round HDMI cable for wall mounted television setup. An HDMI connector is coupled to the flat cable. An active circuit isolates physical characteristics of the HDMI connector. The active circuit causes the flat cable to appear shorter than its actual length during HDMI compliance testing using impedance testing. Moreover, the active circuit causes a consumer electronic control (CEC) line, a display data channel (DDC) line and transition minimized differential signal (TMDS) line to actively terminate for reducing parasitic capacitance from the length of the flat cable during HDMI compliance testing. Thus, the isolation allows the flat cable to satisfy HDMI compliant testing. The flat cable may be selected from a group consisting of ribbon cable, twisted pair cable, flexible printed circuit board, micro coax cable, optical cable and glass fiber cable.
    • 平板高清多媒体接口(HDMI)电缆。 与用于壁挂式电视机的圆形HDMI电缆相比,扁平电缆不太可见。 HDMI连接器连接到扁平电缆。 有源电路隔离HDMI连接器的物理特性。 在使用阻抗测试的HDMI一致性测试期间,有源电路使扁平电缆看起来比其实际长度短。 此外,有源电路使得消费电子控制(CEC)线,显示数据通道(DDC)线和转换最小化差分信号(TMDS)线在HDMI一致性测试期间主动终止以减少来自扁平电缆的长度的寄生电容 。 因此,隔离允许扁平电缆满足HDMI兼容测试。 扁平电缆可以选自由带状电缆,双绞线,柔性印刷电路板,微同轴电缆,光缆和玻璃纤维电缆组成的组。
    • 38. 发明授权
    • Controlled impedance bus with a buffer device
    • 带缓冲器的控制阻抗总线
    • US07517223B1
    • 2009-04-14
    • US12053474
    • 2008-03-21
    • Peter ShintaniKenichiro Toyoshima
    • Peter ShintaniKenichiro Toyoshima
    • H01R12/00
    • H05K1/111H05K1/0245H05K1/141H05K2201/09236H05K2201/09263H05K2201/10189H05K2201/10689Y02P70/611
    • A controlled impedance bus includes a pair of bus traces that carry a transmission minimized differential signal (TMDS). Two or more buffer output terminals. Each output terminal includes a pair of pads connected to the pair of bus traces such that unused pads create minimal stubs on the pair of bus traces. Two or more buffer input terminals are provided. Each of the buffer input terminals includes a pair of connector traces that extend substantially perpendicular to the bus traces. At least one connector is connected to a first end of the pair of connector traces of one of the buffer input terminals. At least one buffer device is connected to a second end of the pair of connector traces and to the pair of pads of one of the buffer output terminals. The buffer device provides signals on the pair of bus traces when enabled by an enable input.
    • 受控阻抗总线包括一对载送传输最小化差分信号(TMDS)的总线迹线。 两个或多个缓冲输出端子。 每个输出端子包括连接到该对总线迹线的一对焊盘,使得未使用的焊盘在该对总线迹线上形成最小的短截线。 提供两个或更多个缓冲器输入端子。 每个缓冲器输入端子包括基本上垂直于总线迹线延伸的一对连接器迹线。 至少一个连接器连接到缓冲器输入端之一的一对连接器迹线的第一端。 至少一个缓冲装置连接到一对连接器迹线的第二端和一个缓冲器输出端子的一对焊盘。 当使能输入使能时,缓冲器件在一对总线轨迹上提供信号。