专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明授权

US07825774B2 Radio frequency communications devices 有权
标题翻译：射频通信设备
公开(公告)号：US07825774B2
公开(公告)日：2010-11-02
申请号：US11977232
申请日：2007-10-25
申请人： James E. O'Toole , John R. Tuttle , Mark E. Tuttle , Tyler A. Lowrey , Kevin M. Devereaux , George E. Pax , Brian P. Higgins , Shu-Sun Yu , David K. Ovard , Robert R. Rotzoll
发明人： James E. O'Toole , John R. Tuttle , Mark E. Tuttle , Tyler A. Lowrey , Kevin M. Devereaux , George E. Pax , Brian P. Higgins , Shu-Sun Yu , David K. Ovard , Robert R. Rotzoll
IPC分类号： H04Q5/22
CPC分类号： G06K19/0716 , G06K7/0008 , G06K7/10059 , G06K19/0707 , G06K19/0712 , G06K19/0723 , G06K19/0726 , G06K19/07749 , G06K19/07758 , G06K2017/0051 , H01Q1/2225 , H03L7/0995 , H03L7/148
摘要： A radio frequency identification device includes an integrated circuit including a receiver, a transmitter, and a microprocessor. The receiver and transmitter together define an active transponder. The integrated circuit is preferably a monolithic single die integrated circuit including the receiver, the transmitter, and the microprocessor. Because the device includes an active transponder, instead of a transponder which relies on magnetic coupling for power, the device has a much greater range.
摘要翻译：射频识别装置包括包括接收器，发射器和微处理器的集成电路。接收机和发射机一起定义了一个有效的应答器。集成电路优选地是包括接收器，发射器和微处理器的单片单片集成电路。由于该设备包括有源应答器，而不是依赖于磁耦合功率的转发器，该器件具有更大的范围。

32. 发明授权

US07545256B2 System and method for identifying a radio frequency identification (RFID) device 失效
标题翻译：用于识别射频识别（RFID）设备的系统和方法
公开(公告)号：US07545256B2
公开(公告)日：2009-06-09
申请号：US11607117
申请日：2006-11-28
申请人： James E. O'Toole , John R. Tuttle , Mark E. Tuttle , Tyler A. Lowrey , Kevin M. Devereaux , George E. Pax , Brian P. Higgins , Shu-Sun Yu , David K. Ovard , Robert R. Rotzoll
发明人： James E. O'Toole , John R. Tuttle , Mark E. Tuttle , Tyler A. Lowrey , Kevin M. Devereaux , George E. Pax , Brian P. Higgins , Shu-Sun Yu , David K. Ovard , Robert R. Rotzoll
IPC分类号： H04Q5/22
CPC分类号： G06K19/0716 , G06K7/0008 , G06K7/10059 , G06K19/0707 , G06K19/0712 , G06K19/0723 , G06K19/0726 , G06K19/07749 , G06K19/07758 , G06K2017/0051 , H01Q1/2225 , H03L7/0995 , H03L7/148
摘要： To identify an RFID tag in a field of RFID tags, an interrogator sends a series of commands to implement an arbitration scheme. The commands include differentiation, selection, and modulation information. The tag uses the differentiation information to differentiate commands sent by the interrogator from commands sent by other interrogators that may be within communication range of the tag. The selection information is used by the tag to determine if the tag is a member of a group selected by the interrogator for response to the interrogator. If the tag is a member of the selected group, the tag may send a reply that is modulated using a modulation type selected by the modulation information. In accordance with one of the modulation types, one of three different pulse waveforms is selected by the interrogator via the modulation information to multiply with the baseband waveform of the reply from the tag.
摘要翻译：为了识别RFID标签领域的RFID标签，询问器发送一系列命令来实现仲裁方案。命令包括区分，选择和调制信息。标签使用差分信息来区分询问器发送的命令与由可能在标签的通信范围内的其他询问器发送的命令。标签使用选择信息来确定标签是否是询问器选择的用于响应询问器的组的成员。如果标签是所选组的成员，标签可以发送使用由调制信息选择的调制类型调制的应答。根据调制类型之一，询问器通过调制信息选择三种不同脉冲波形中的一种，以与来自标签的回复的基带波形相乘。

33. 发明授权

US06836468B1 Radio frequency data communications device 失效
公开(公告)号：US06836468B1
公开(公告)日：2004-12-28
申请号：US09639034
申请日：2000-08-14
申请人： James E. O'Toole , John R. Tuttle , Mark E. Tuttle , Tyler Lowrey , Kevin M. Devereaux , George E. Pax , Brian P. Higgins , David K. Ovard
发明人： James E. O'Toole , John R. Tuttle , Mark E. Tuttle , Tyler Lowrey , Kevin M. Devereaux , George E. Pax , Brian P. Higgins , David K. Ovard
IPC分类号： H04Q700
CPC分类号： G06K19/0716 , G06K7/0008 , G06K7/10059 , G06K19/0707 , G06K19/0712 , G06K19/0723 , G06K19/0726 , G06K19/07758 , H03L7/0995 , H03L7/148
摘要： A radio frequency identification device comprises an integrated circuit including a receiver, a transmitter, and a microprocessor. The receiver and transmitter together define an active transponder. The integrated circuit is preferably a monolithic single die integrated circuit including the receiver, the transmitter, and the microprocessor. Because the device includes an active transponder, instead of a transponder which relies on magnetic coupling for power, the device has a much greater range.

34. 发明授权

US5212442A Forced substrate test mode for packaged integrated circuits 失效
标题翻译：用于封装集成电路的强制衬底测试模式
公开(公告)号：US5212442A
公开(公告)日：1993-05-18
申请号：US854485
申请日：1992-03-20
申请人： James E. O'Toole , Brian P. Higgins
发明人： James E. O'Toole , Brian P. Higgins
IPC分类号： G01R31/30 , G01R31/317 , G11C29/50
CPC分类号： G01R31/30 , G01R31/31701 , G11C29/50 , G11C11/401 , G11C11/41
摘要： An integrated circuit such as an SRAM or DRAM fabricated in a package having a number of external pins includes a plurality of inputs and outputs electrically coupled to the external package pins, an internal substrate that is unconnected to any of the external pins, a test mode indicator circuit having an input coupled to an external pin and an output for providing a test mode signal and a switch responsive to the test mode signal for coupling the substrate to a predetermined voltage. The predetermined voltage can either be ground, or a negative voltage introduced on a pin that is normally set to a logic zero during package level testing. The test mode signal can also be used to disable the on-chip charge pump. The test mode indicator circuit can include a super voltage indicator, an electronic key, or latch circuit in order to receive the test mode indication signal on an existing package pin.
摘要翻译：在具有多个外部引脚的封装中制造的诸如SRAM或DRAM的集成电路包括电耦合到外部封装引脚的多个输入和输出，未连接到任何外部引脚的内部基板，测试模式指示器电路具有耦合到外部引脚的输入和用于提供测试模式信号的输出和响应于测试模式信号的开关，用于将基板耦合到预定电压。预定电压可以被接地，也可以是在封装级测试期间通常设置为逻辑0的引脚上的负电压。测试模式信号也可用于禁用片上电荷泵。测试模式指示器电路可以包括超电压指示器，电子钥匙或锁存电路，以便在现有封装引脚上接收测试模式指示信号。

35. 发明授权

US06925024B2 Zero power chip standby mode 失效
公开(公告)号：US06925024B2
公开(公告)日：2005-08-02
申请号：US10232935
申请日：2002-08-28
申请人： Simon J. Lovett , J. Thomas Pawlowski , Brian P. Higgins
发明人： Simon J. Lovett , J. Thomas Pawlowski , Brian P. Higgins
IPC分类号： G11C5/14 , G11C7/00 , G11C5/06
CPC分类号： G11C5/141
摘要： A zero power standby mode in a memory device used in a system, such as a battery powered hand held device. By disconnecting the internal power supply bus on the memory device from the external power supply during standby mode, the junction leakage and gate induced drain leakage can be eliminated to achieve a true zero-power standby mode. A p-channel field effect transistor (FET) may be used to gate the external power supply such that the internal power supply bus on the memory device may be disconnected from the external power supply.

36. 发明授权

US06879538B2 Zero power chip standby mode 失效
公开(公告)号：US06879538B2
公开(公告)日：2005-04-12
申请号：US10228932
申请日：2002-08-28
申请人： Simon J. Lovett , Thomas J. Pawlowski , Brian P. Higgins
发明人： Simon J. Lovett , Thomas J. Pawlowski , Brian P. Higgins
IPC分类号： G11C5/14 , G11C7/00
CPC分类号： G11C5/141
摘要： A zero power standby mode in a memory device used in a system, such as a battery powered hand held device. By disconnecting the internal power supply bus on the memory device from the external power supply during standby mode, the junction leakage and gate induced drain leakage can be eliminated to achieve a true zero-power standby mode. A p-channel field effect transistor (FET) may be used to gate the external power supply such that the internal power supply bus on the memory device may be disconnected from the external power supply.

37. 发明授权

US06909659B2 Zero power chip standby mode 失效
标题翻译：零功率芯片待机模式
公开(公告)号：US06909659B2
公开(公告)日：2005-06-21
申请号：US09942898
申请日：2001-08-30
申请人： Simon J. Lovett , Thomas J. Pawlowski , Brian P. Higgins
发明人： Simon J. Lovett , Thomas J. Pawlowski , Brian P. Higgins
IPC分类号： G11C5/14 , H11C7/00 , H11C5/06
CPC分类号： G11C5/141
摘要： A zero power standby mode in a memory device used in a system, such as a battery powered hand held device. By disconnecting the internal power supply bus on the memory device from the external power supply during standby mode, the junction leakage and gate induced drain leakage can be eliminated to achieve a true zero-power standby mode. A p-channel field effect transistor (FET) may be used to gate the external power supply such that the internal power supply bus on the memory device may be disconnected from the external power supply.
摘要翻译：在系统中使用的存储设备中的零功率待机模式，例如电池供电的手持设备。通过在待机模式下断开存储器件内部电源总线与外部电源的连接，可以消除结漏电和漏极泄漏漏电，从而达到真正的零功率待机模式。可以使用p沟道场效应晶体管（FET）来栅极外部电源，使得存储器件上的内部电源总线可以与外部电源断开。

38. 发明授权

US06845054B2 Zero power chip standby mode 失效
公开(公告)号：US06845054B2
公开(公告)日：2005-01-18
申请号：US10230046
申请日：2002-08-28
申请人： Simon J. Lovett , Thomas J. Pawlowski , Brian P. Higgins
发明人： Simon J. Lovett , Thomas J. Pawlowski , Brian P. Higgins
IPC分类号： G11C5/14 , G11C7/00 , G11C5/06
CPC分类号： G11C5/141
摘要： A zero power standby mode in a memory device used in a system, such as a battery powered hand held device. By disconnecting the internal power supply bus on the memory device from the external power supply during standby mode, the junction leakage and gate induced drain leakage can be eliminated to achieve a true zero-power standby mode. A p-channel field effect transistor (FET) may be used to gate the external power supply such that the internal power supply bus on the memory device may be disconnected from the external power supply.

39. 发明授权

US5334962A High-speed data supply pathway systems 失效
标题翻译：高速数据供应路径系统
公开(公告)号：US5334962A
公开(公告)日：1994-08-02
申请号：US530461
申请日：1990-05-29
申请人： Brian P. Higgins , David W. Gardner , Kerry D. Rhea , Thomas E. Linnenbrink , Rebecca S. Reed , Peter C. T. Roberts
发明人： Brian P. Higgins , David W. Gardner , Kerry D. Rhea , Thomas E. Linnenbrink , Rebecca S. Reed , Peter C. T. Roberts
IPC分类号： G11C11/4097 , H01P5/00 , H01L23/12
CPC分类号： G11C11/4097 , H01L2224/45147 , H01L2224/48091 , H01L2224/48227 , H01L2224/73265 , H01L2924/10329 , H01L2924/19107
摘要： The high speed data pathway system is used to convey data signals to integrated circuits connected to mother and daughter boards. The integrated circuits include a package and an integrated circuit chip carried by the package. An internal transmission line is carried by the package and coupled to the integrated circuit chip. The package includes both input and output connections for the internal transmission line. A high speed pathway is formed by serially connecting the internal transmission lines with external transmission lines to form a unified transmission medium. Advantageously, the internal transmission lines, external transmission lines and the connection between them have substantially corresponding characteristic impedances.
摘要翻译：高速数据通道系统用于将数据信号传送到与母板和母板相连的集成电路。集成电路包括封装和由封装承载的集成电路芯片。内部传输线由封装承载并耦合到集成电路芯片。该封装包括用于内部传输线的输入和输出连接。通过将内部传输线与外部传输线串联连接形成统一的传输介质形成高速路径。有利地，内部传输线路，外部传输线路和它们之间的连接具有基本相应的特征阻抗。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式