专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明授权

US07478223B2 Symbol parsing architecture 失效
标题翻译：符号解析架构
公开(公告)号：US07478223B2
公开(公告)日：2009-01-13
申请号：US11365051
申请日：2006-02-28
申请人： Somsubhra Sikdar , Kevin Jerome Rowett , Rajesh Nair , Komal Rathi
发明人： Somsubhra Sikdar , Kevin Jerome Rowett , Rajesh Nair , Komal Rathi
IPC分类号： G06F7/00
CPC分类号： G06F9/45508 , G06F8/427 , H04L41/0893 , H04L45/7453 , H04L49/90 , H04L69/12 , H04L69/22
摘要： A devices and method for parsing a data stream comprises a parser stack configured to store one or more parsing symbols, each parsing symbol representing a different state of data stream parsing, a table interface configured to retrieve one or more production rules from a production rule table according to the parsing symbols, and a state machine configured to control the parsing of a data stream according to the retrieved production rules.
摘要翻译：用于解析数据流的设备和方法包括被配置为存储一个或多个解析符号的解析器栈，每个解析符号表示不同的数据流解析状态，配置成从生产规则表中检索一个或多个生产规则的表接口根据解析符号，以及状态机，被配置为根据所检索的生产规则来控制数据流的解析。

32. 发明申请

US20070023827A1 Semiconductor structure with improved on resistance and breakdown voltage performance 有权
标题翻译：具有提高导通电阻和击穿电压性能的半导体结构
公开(公告)号：US20070023827A1
公开(公告)日：2007-02-01
申请号：US11193725
申请日：2005-08-01
申请人： Shanghui Larry Tu , James Adams , Mohammed Quddus , Rajesh Nair
发明人： Shanghui Larry Tu , James Adams , Mohammed Quddus , Rajesh Nair
IPC分类号： H01L29/76
CPC分类号： H01L29/7835 , H01L21/2253 , H01L21/26586 , H01L29/0634 , H01L29/0653 , H01L29/0847 , H01L29/0878 , H01L29/42368 , H01L29/66659 , H01L29/66681 , H01L29/66704 , H01L29/7816 , H01L29/7825
摘要： In one embodiment, a lateral FET cell is formed in a body of semiconductor material. The lateral FET cell includes a super junction structure formed in a drift region between a drain contact and a body region. The super junction structure includes a plurality of spaced apart filled trenches bounding in part a multiplicity of striped doped regions having opposite or alternating conductivity types.
摘要翻译：在一个实施例中，在半导体材料体中形成横向FET单元。横向FET单元包括形成在漏极接触和体区之间的漂移区域中的超结结构。超结结构包括多个间隔开的填充沟槽，其部分地界定具有相反或交替导电类型的多个条纹掺杂区域。

33. 发明申请

US20070022225A1 Memory DMA interface with checksum 审中-公开
标题翻译：内存DMA接口与校验和
公开(公告)号：US20070022225A1
公开(公告)日：2007-01-25
申请号：US11187055
申请日：2005-07-21
申请人： Rajesh Nair , Komal Rathi , Caveh Jalali
发明人： Rajesh Nair , Komal Rathi , Caveh Jalali
IPC分类号： G06F13/28
CPC分类号： G06F13/28 , G06F11/1004
摘要： A system and method comprising a direct memory access (DMA) circuit configured to directly access a memory, and a checksum adder configured to determine a checksum for data transferred between the DMA circuit and the memory.
摘要翻译：一种包括被配置为直接访问存储器的直接存储器访问（DMA）电路的系统和方法，以及配置为确定在DMA电路和存储器之间传送的数据的校验和的校验和加法器。

34. 发明申请

US20070016906A1 Efficient hardware allocation of processes to processors 审中-公开
标题翻译：将处理器的高效硬件分配到处理器
公开(公告)号：US20070016906A1
公开(公告)日：2007-01-18
申请号：US11184424
申请日：2005-07-18
申请人： Richard Trauben , Jonathan Sweedler , Rajesh Nair
发明人： Richard Trauben , Jonathan Sweedler , Rajesh Nair
IPC分类号： G06F9/46
CPC分类号： G06F9/5027 , G06F9/4843
摘要： A dispatcher module has a queue to store task requests. The dispatcher also has a task arbiter to select a current task for assignment from the task requests and a unit arbiter to identify and assign the task to an available processing unit, such that the current task is not assigned to a previously-assigned processing unit.
摘要翻译：分派器模块具有存储任务请求的队列。调度员还具有任务仲裁器，用于从任务请求中选择当前任务进行分配以及单元仲裁器，以将任务识别并分配给可用的处理单元，使得当前任务未被分配给先前分配的处理单元。

35. 发明申请

US20060168309A1 Symbol parsing architecture 失效
公开(公告)号：US20060168309A1
公开(公告)日：2006-07-27
申请号：US11365051
申请日：2006-02-28
申请人： Somsubhra Sikdar , Kevin Rowett , Rajesh Nair , Komal Rathi
发明人： Somsubhra Sikdar , Kevin Rowett , Rajesh Nair , Komal Rathi
IPC分类号： G06F15/16
CPC分类号： G06F9/45508 , G06F8/427 , H04L41/0893 , H04L45/7453 , H04L49/90 , H04L69/12 , H04L69/22
摘要： A devices and method for parsing a data stream comprises a parser stack configured to store one or more parsing symbols, each parsing symbol representing a different state of data stream parsing, a table interface configured to retrieve one or more production rules from a production rule table according to the parsing symbols, and a state machine configured to control the parsing of a data stream according to the retrieved production rules.

36. 发明授权

US06963563B1 Method and apparatus for transmitting cells across a switch in unicast and multicast modes 失效
标题翻译：用于以单播和组播模式在交换机上传输小区的方法和装置
公开(公告)号：US06963563B1
公开(公告)日：2005-11-08
申请号：US09566603
申请日：2000-05-08
申请人： Michael Wong , Rajesh Nair , Milan Momirov
发明人： Michael Wong , Rajesh Nair , Milan Momirov
IPC分类号： H04L12/18 , H04L12/28 , H04L12/56
CPC分类号： H04L12/5601 , H04L12/18 , H04L2012/5642 , H04L2012/5681
摘要： The present apparatus and method of use comprises a system that enables a cell of data to be transmitted one time over a high speed data bus to an switch system where it is then distributed to each of the destinations for which it is intended. A fabric access device and a multiplex devices are each formed to have groups of buffers for buffering signals according to type. The first group of buffers is for temporarily storing data that is to be delivered to only one destination. The second group of buffers is for holding the cells that are to be transmitted to a plurality of devices. In those embodiments in which the unicast and multicast cells are transmitted over the same line or bus a parsing unit examines a field within the header portion of each cell to determine whether the cell is a unicast or multicast cell. If the cell is a unicast cell, it is temporarily stored within the unicast receive buffer set. If the cell is a multicast cell, then it is temporarily stored in the multicast buffer set. A memory whose contents include a table that is used for addressing purposes for the multicast cells.
摘要翻译：本发明的装置和使用方法包括使数据单元能够通过高速数据总线一次发送到交换系统的系统，然后将交换机系统分配到其所期望的每个目的地。结构接入设备和复用设备各自被形成为具有用于根据类型缓冲信号的缓冲器组。第一组缓冲区用于临时存储要传送到一个目的地的数据。第二组缓冲器用于保持要发送到多个设备的单元。在单播和多播小区通过相同的线路或总线发送的那些实施例中，解析单元检查每个小区的报头部分内的一个字段，以确定该小区是单播还是多播小区。如果小区是单播小区，则它暂时存储在单播接收缓冲区中。如果单元是多播单元，则临时存储在多播缓冲区中。其内容包括用于多播单元的寻址目的的表的存储器。

37. 发明申请

US20050127438A1 Lateral FET structure with improved blocking voltage and on resistance performance and method 有权
标题翻译：具有改进的阻断电压和电阻性能和方法的侧面FET结构
公开(公告)号：US20050127438A1
公开(公告)日：2005-06-16
申请号：US10729292
申请日：2003-12-08
申请人： Zia Hossain , Shanghui Tu , Takeshi Ishiguro , Rajesh Nair
发明人： Zia Hossain , Shanghui Tu , Takeshi Ishiguro , Rajesh Nair
IPC分类号： H01L21/336 , H01L29/06 , H01L29/10 , H01L29/417 , H01L29/76 , H01L29/78
CPC分类号： H01L29/41758 , H01L29/0696 , H01L29/1045 , H01L29/7835
摘要： In one embodiment, a lateral FET structure (30) is formed in a body of semiconductor material (32). The structure (30) includes a plurality non-interdigitated drain regions (39) that are coupled together with a conductive layer (57), and a plurality of source regions (34) that are coupled together with a different conductive layer (51). One or more interlayer dielectrics (53,54) separate the two conductive layers (51,57). The individual source regions (34) are absent small radius fingertip regions.
摘要翻译：在一个实施例中，横向FET结构（30）形成在半导体材料（32）的主体中。结构（30）包括与导电层（57）耦合在一起的多个非交错漏极区域（39）和与不同的导电层（51）耦合在一起的多个源极区域（34）。一个或多个层间电介质（53,54）分离两个导电层（51,57）。各个源区域（34）不存在小半径指尖区域。

38. 发明申请

US20050075065A1 INTELLIGENT NETWORKED FAN ASSISTED TILES FOR ADAPTIVE THERMAL MANAGEMENT OF THERMALLY SENSITIVE ROOMS 有权
标题翻译：智能网络风扇辅助平台，用于热敏感室的自适应热管理
公开(公告)号：US20050075065A1
公开(公告)日：2005-04-07
申请号：US10660943
申请日：2003-09-12
申请人： Rajesh Nair
发明人： Rajesh Nair
IPC分类号： F24F11/00 , H05K7/20 , F24F7/007
CPC分类号： H05K7/20836 , F24F11/0001 , F24F11/30 , F24F11/54 , F24F11/77 , F24F2110/10 , F24F2110/30 , F24F2221/40 , H05K7/20745
摘要： A technique to provide well-balanced airflow in a computer data center that uses fan assisted tiles coupled to a host computer through a network. In an example embodiment, this is accomplished by disposing the fan tiles, including temperature and airflow sensors and a programmable switch to provide a Network address, in multiple locations in raised floor and ceiling of the computer data center. Further, the example embodiment includes coupling the fan tiles to the host computer through the network to control the fan tiles based on the feedback received from the temperature and airflow sensors to provide adaptive airflow balancing and thermal management in the computer data center.
摘要翻译：一种在计算机数据中心提供均衡气流的技术，该计算机数据中心使用通过网络耦合到主计算机的风扇辅助瓦片。在一个示例性实施例中，这是通过在计算机数据中心的高架地板和天花板的多个位置处布置风扇瓦片，包括温度和气流传感器以及可编程开关来提供网络地址来实现的。此外，示例实施例包括通过网络将风扇瓦片耦合到主计算机，以基于从温度和气流传感器接收的反馈来控制风扇瓦片，以在计算机数据中心中提供自适应气流平衡和热管理。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式