专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20120014010A1 DETERMINING A REFERENCE WAVEFORM USED BY A CORRELATOR IN A SERVO CHANNEL 失效
公开(公告)号：US20120014010A1
公开(公告)日：2012-01-19
申请号：US12838336
申请日：2010-07-16
申请人： Giovanni Cherubini , Robert Allen Hutchins , Jens Jelitto
发明人： Giovanni Cherubini , Robert Allen Hutchins , Jens Jelitto
IPC分类号： G11B27/36
CPC分类号： G11B20/1201 , G11B5/00821 , G11B5/584 , G11B20/10037 , G11B2020/1281 , G11B2020/1484 , G11B2220/913 , G11B2220/953 , G11B2220/956
摘要： Provided are a method, servo channel, and tape drive for determining a reference waveform used by a correlator in a servo channel. Sequences of servo signal samples are provided from read servo signals read from a servo pattern on a recording medium. A determination is made of a reference waveform based on the sequences of servo signal samples and the reference waveform is forwarded. Interpolated servo signals are generated. The interpolated servo signal samples and the forwarded reference waveform are received to generate correlation output samples. Position and velocity information are calculated from the correlation output samples.

32. 发明授权

US08019034B2 Common state-space multi-channel digital sample timing phase control of multiple read channels for correlated signals 失效
标题翻译：用于相关信号的多个读通道的通用状态空间多通道数字采样定时相位控制
公开(公告)号：US08019034B2
公开(公告)日：2011-09-13
申请号：US11870765
申请日：2007-10-11
申请人： Robert Allen Hutchins , Jens Jelitto , Sedat Oelcer
发明人： Robert Allen Hutchins , Jens Jelitto , Sedat Oelcer
IPC分类号： H04L7/00
CPC分类号： H03L7/0994 , G11B20/10037 , G11B20/1403 , G11B20/20 , H03L7/07 , H03L7/093
摘要： Common sample timing control for sample timing of multiple read channels, wherein the signal clocking of the signals received by the multiple read channels are correlated, for example from parallel tracks of magnetic tape that have been written simultaneously. In one embodiment, a common sample timing control comprises multiple phase error inputs, each indicating phase error of one of the read channels. Logic responsive to the multiple phase error inputs is configured to weight and crosscouple the phase error indication of each phase error input with the phase error indication of each other phase error input, and to apply gain related to the variance of noise of the phase error indications. Feedback logic is responsive to the crosscoupling and is configured to provide a sample timing phase estimate for each read channel.
摘要翻译：用于多个读取通道的采样定时的公共采样定时控制，其中由多个读取通道接收的信号的信号时钟与例如已经被同时写入的磁带的平行磁道相关。在一个实施例中，公共采样定时控制包括多个相位误差输入，每个相位误差输入指示一个读取通道的相位误差。响应于多个相位误差输入的逻辑被配置为对每个相位误差输入的相位误差指示进行加权和交叉耦合，并且将每个相位误差输入的相位误差指示与相位误差指示的噪声方差相关联。反馈逻辑响应于交叉耦合，并且被配置为为每个读取通道提供采样定时相位估计。

33. 发明授权

US07982992B2 Dual gain control for magnetic data storage system 失效
标题翻译：磁数据存储系统的双增益控制
公开(公告)号：US07982992B2
公开(公告)日：2011-07-19
申请号：US12351464
申请日：2009-01-09
申请人： Jacob Lee Dahle , Robert Allen Hutchins , Sedat Oelcer , Larry LeeRoy Tretter
发明人： Jacob Lee Dahle , Robert Allen Hutchins , Sedat Oelcer , Larry LeeRoy Tretter
IPC分类号： G11B5/09
CPC分类号： G11B5/09 , G11B20/10009 , G11B20/10027
摘要： A system according to one embodiment includes an analog input for receiving an analog signal; a variable gain amplifier coupled to the analog input; a first gain control circuit coupled to the variable gain amplifier for controlling the gain of the analog signal; an analog to digital converter for converting the analog signal to a digital signal; a first gain error generation circuit for generating a first gain error signal based on an output of the analog to digital converter, the first gain error signal or derivative thereof being received by the first gain control circuit; and a second gain error generation circuit for generating a second gain error signal based on the digital signal, the second gain error signal or derivative thereof being received by the first gain control circuit, wherein the first gain control circuit uses at least one of the gain error signals to control the gain of the analog signals.
摘要翻译：根据一个实施例的系统包括用于接收模拟信号的模拟输入; 耦合到模拟输入的可变增益放大器; 耦合到可变增益放大器的第一增益控制电路，用于控制模拟信号的增益; 用于将模拟信号转换成数字信号的模数转换器; 第一增益误差产生电路，用于基于所述模数转换器的输出产生第一增益误差信号，所述第一增益误差信号或其导数由所述第一增益控制电路接收; 以及第二增益误差产生电路，用于根据由第一增益控制电路接收的数字信号，第二增益误差信号或其导数产生第二增益误差信号，其中第一增益控制电路使用增益中的至少一个误差信号来控制模拟信号的增益。

34. 发明授权

US07903360B2 Recovering servo information from a synchronous servo channel 失效
标题翻译：从同步伺服通道恢复伺服信息
公开(公告)号：US07903360B2
公开(公告)日：2011-03-08
申请号：US12236450
申请日：2008-09-23
申请人： Giovanni Cherubini , Robert Allen Hutchins , Jens Jelitto
发明人： Giovanni Cherubini , Robert Allen Hutchins , Jens Jelitto
IPC分类号： G11B5/09
CPC分类号： G11B5/59644 , G11B20/10009 , G11B20/10037 , G11B20/10231 , G11B20/10527 , G11B2020/10759 , G11B2020/1281 , G11B2220/956
摘要： Provided are a method, servo channel, and tape drive for recovering servo information from a synchronous servo channel. An interpolator reads samples of a servo signal obtained from a servo reader at a rate of one servo sample per clock interval, to produce up to M interpolated servo samples per clock interval. A first buffer buffers interpolation time instants at which the interpolator generates interpolated servo samples. The interpolated servo samples are buffered in a second buffer and the interpolated servo samples are outputted from the second buffer to a correlator to produce correlation signal samples.
摘要翻译：提供了用于从同步伺服通道恢复伺服信息的方法，伺服通道和磁带驱动器。内插器以每个时钟间隔的一个伺服采样的速率读取从伺服读取器获得的伺服信号的采样，以便每个时钟间隔产生多达M个内插的伺服采样。第一缓冲器缓冲内插时间内插器产生内插伺服采样的时间。内插伺服采样被缓冲在第二缓冲器中，并且内插伺服采样从第二缓冲器输出到相关器以产生相关信号采样。

35. 发明授权

US07773326B2 Methods for multi-channel data detection phase locked loop error combination 失效
标题翻译：多通道数据检测方法锁相环错误组合
公开(公告)号：US07773326B2
公开(公告)日：2010-08-10
申请号：US11870885
申请日：2007-10-11
申请人： Robert Allen Hutchins , Jens Jelitto , Sedat Oelcer
发明人： Robert Allen Hutchins , Jens Jelitto , Sedat Oelcer
IPC分类号： G11B5/09
CPC分类号： H04L7/0029 , G11B20/10009 , G11B20/10222 , G11B20/10425 , G11B2220/90 , H03L7/07 , H03L7/087 , H03L7/091 , H04L7/0025 , H04L7/0054
摘要： Phase-error combination methods for a multi-channel data detection system with a phase locked loop for each channel, comprises receiving phase error information with respect to each channel; combining the received phase error information and generating a combined phase error; and applying the combined phase error to at least one channel phase locked loop. Error signal combination comprises receiving error information of a signal relevant to a phase locked loop with respect to each channel; combining the received error signal information and generating a combined error signal, weighting the received error signal information from each channel, for example with reliability information. The combined, weighted error signal is applied to at least one channel phase locked loop.
摘要翻译：具有用于每个通道的锁相环的多通道数据检测系统的相位误差组合方法包括接收关于每个通道的相位误差信息; 组合所接收的相位误差信息并产生组合相位误差; 以及将组合的相位误差应用于至少一个通道锁相环。误差信号组合包括相对于每个通道接收与锁相环相关的信号的误差信息; 组合接收到的误差信号信息并产生组合误差信号，例如用可靠性信息对来自每个信道的接收到的误差信号进行加权。组合的加权误差信号被施加到至少一个通道锁相环。

36. 发明申请

US20100177423A1 DUAL GAIN CONTROL FOR MAGNETIC DATA STORAGE SYSTEM 失效
标题翻译：磁数据存储系统的双增益控制
公开(公告)号：US20100177423A1
公开(公告)日：2010-07-15
申请号：US12351464
申请日：2009-01-09
申请人： Jacob Lee Dahle , Robert Allen Hutchins , Sedat Oelcer , Larry LeeRoy Tretter
发明人： Jacob Lee Dahle , Robert Allen Hutchins , Sedat Oelcer , Larry LeeRoy Tretter
IPC分类号： G11B5/09
CPC分类号： G11B5/09 , G11B20/10009 , G11B20/10027
摘要： A system according to one embodiment includes an analog input for receiving an analog signal; a variable gain amplifier coupled to the analog input; a first gain control circuit coupled to the variable gain amplifier for controlling the gain of the analog signal; an analog to digital converter for converting the analog signal to a digital signal; a first gain error generation circuit for generating a first gain error signal based on an output of the analog to digital converter, the first gain error signal or derivative thereof being received by the first gain control circuit; and a second gain error generation circuit for generating a second gain error signal based on the digital signal, the second gain error signal or derivative thereof being received by the first gain control circuit, wherein the first gain control circuit uses at least one of the gain error signals to control the gain of the analog signals.
摘要翻译：根据一个实施例的系统包括用于接收模拟信号的模拟输入; 耦合到模拟输入的可变增益放大器; 耦合到可变增益放大器的第一增益控制电路，用于控制模拟信号的增益; 用于将模拟信号转换成数字信号的模数转换器; 第一增益误差产生电路，用于基于所述模数转换器的输出产生第一增益误差信号，所述第一增益误差信号或其导数由所述第一增益控制电路接收; 以及第二增益误差产生电路，用于根据由第一增益控制电路接收的数字信号，第二增益误差信号或其导数产生第二增益误差信号，其中第一增益控制电路使用增益中的至少一个误差信号来控制模拟信号的增益。

37. 发明授权

US07605992B2 Robust LPOS detection with predictor and bit verifier 失效
标题翻译：具有预测器和位验证器的鲁棒LPOS检测
公开(公告)号：US07605992B2
公开(公告)日：2009-10-20
申请号：US12020961
申请日：2008-01-28
申请人： Nhan Xuan Bui , Robert Allen Hutchins , Melanie Jean Sandberg , Kazuhiro Tsuruta
发明人： Nhan Xuan Bui , Robert Allen Hutchins , Melanie Jean Sandberg , Kazuhiro Tsuruta
IPC分类号： G11B5/09
CPC分类号： G11B5/584 , G11B5/00813
摘要： A tape drive system which includes the ability to reliably reproduce LPOS information even if both of the servo channels of the tape drive system could not detect the LPOS information due to defects. The system recognizes that an LPOS sequence is sequentially incremented by one if a tape is moving in a forward direction and decremented by one if the tape is moving in a backward direction. This sequential property of the LPOS information lends itself to LPOS prediction, where the LPOS prediction is the previous LPOS value plus one if the tape is moving forward and the previous LPOS value minus one if the tape is moving backward. Even if the LPOS words from the two servo channels are both bad, but not all of the bits in the LPOS word are bad. The system uses the remaining good bits from the two servo channels to verify all of the bits of the LPOS prediction word.
摘要翻译：即使磁带驱动系统的两个伺服通道都由于缺陷而无法检测到LPOS信息，也能够可靠地再现LPOS信息的磁带驱动系统。如果磁带正向移动，则系统识别LPOS序列依次增加1，如果磁带沿向后方向移动，则LPOS序列递减1。 LPOS信息的这种顺序属性适用于LPOS预测，其中LPOS预测是先前的LPOS值，如果磁带正向前移动，则前一LPOS值减去1，如果磁带向后移动，则前一LPOS值减1。即使来自两个伺服通道的LPOS字都是坏的，但LPOS字中的所有位都不好。该系统使用来自两个伺服通道的剩余良好位来验证LPOS预测字的所有位。

38. 发明授权

US07573664B2 Integrated multiple channel data reliability testing for a magnetic tape drive 失效
标题翻译：对磁带驱动器进行集成多通道数据可靠性测试
公开(公告)号：US07573664B2
公开(公告)日：2009-08-11
申请号：US11003224
申请日：2004-12-03
申请人： Steven Ross Bentley , Robert Allen Hutchins , Demura Masayuki , Shuhei Nadehara
发明人： Steven Ross Bentley , Robert Allen Hutchins , Demura Masayuki , Shuhei Nadehara
IPC分类号： G11B27/36
CPC分类号： G11B20/182 , G11B5/00813 , G11B5/4555 , G11B15/087 , G11B27/36 , G11B2005/001 , G11B2020/10592 , G11B2220/90
摘要： Data reliability testing for a magnetic tape drive is conducted separately for the channels of a magnetic tape drive which write and read tracks of a multiple track magnetic tape. Memory stores testing data representing data separately written to tracks of a multiple track magnetic tape; each of a plurality of read channels reads data sensed by a tape head from a separate track of a magnetic tape; and error processing logic detects differences between data from each of a plurality of the read channels, and stored testing data of the memory representing data written to the same separate tracks.
摘要翻译：磁带驱动器的数据可靠性测试分别针对写入和读取多磁道磁带的磁道的磁带驱动器的通道进行。存储器存储表示分别写入多轨磁带的轨道的数据的测试数据; 多个读取通道中的每个读取通道从磁带的单独磁道读取由磁带头感测的数据; 并且错误处理逻辑检测来自多个读取通道中的每一个的数据之间的差异，以及存储器表示写入相同单独轨道的数据的测试数据。

39. 发明授权

US07495854B2 Dynamic method for asymmetry compensation in a storage read channel 有权
标题翻译：存储读通道中不对称补偿的动态方法
公开(公告)号：US07495854B2
公开(公告)日：2009-02-24
申请号：US11242343
申请日：2005-10-03
申请人： Robert Allen Hutchins , Evangelos S. Eleftheriou , Sedat Oelcer
发明人： Robert Allen Hutchins , Evangelos S. Eleftheriou , Sedat Oelcer
IPC分类号： G11B5/09 , G11B5/02 , G06F11/00 , G06F11/30 , G08C25/00 , H03M13/00
CPC分类号： G11B5/09 , G11B2005/0013
摘要： Provided is a dynamic method for asymmetry compensation in a storage read channel. An asymmetry cancellation component in communication with an analog-to-digital converter receives an analog signal representing data read from a storage medium by a read head. The asymmetry cancellation component receives a digital signal from the analog-to-digital converter representing data read from the storage medium and computes an error signal indicating an asymmetry in the digital signal. The computed error signal is used to determine a coefficient. The digital signal is adjusted using the coefficient to produce a corrected digital signal.
摘要翻译：提供了一种用于存储读取通道中的不对称补偿的动态方法。与模数转换器通信的不对称消除部件接收表示由读取头从存储介质读取的数据的模拟信号。不对称消除部件从模数转换器接收表示从存储介质读取的数据的数字信号，并计算指示数字信号不对称的误差信号。计算出的误差信号用于确定系数。使用系数调整数字信号以产生校正的数字信号。

40. 发明授权

US07177114B1 Apparatus, system, and method for the velocity proportional clocking of time base servo tape storage devices 失效
标题翻译：时基伺服磁带存储装置的速度比例时钟的装置，系统和方法
公开(公告)号：US07177114B1
公开(公告)日：2007-02-13
申请号：US11225930
申请日：2005-09-13
申请人： Nhan Xuan Bui , Robert Allen Hutchins , Eiji Ogura , Mark Allan Taylor , Kazuhiro Tsuruta
发明人： Nhan Xuan Bui , Robert Allen Hutchins , Eiji Ogura , Mark Allan Taylor , Kazuhiro Tsuruta
IPC分类号： G11B5/584 , G11B15/46
CPC分类号： G11B15/1875 , G11B5/584 , G11B15/4673 , G11B20/10222 , G11B20/16 , G11B27/107 , G11B2220/90
摘要： An apparatus, system, and method are disclosed for the velocity proportional clocking of time base servo tape storage devices. The apparatus, system, and method allow the velocity of time base servo tape storage devices to be adjusted and maintained by adjusting the frequency of a clock. In one embodiment, a velocity command is received and the clock signal frequency is varied in response to the command. A feedback control signal may then be produced to control the velocity of a time base servo device in response to the clock signal frequency, the feedback control signal being used to vary the velocity of a servo motor. In one embodiment, the velocity of the servo motor varies directly proportionate to the clock signal frequency.
摘要翻译：公开了一种用于时基伺服带存储装置的速度比例时钟的装置，系统和方法。该装置，系统和方法允许通过调节时钟的频率来调整和维持时基伺服带存储装置的速度。在一个实施例中，接收速度命令并响应于该命令改变时钟信号频率。然后可以产生反馈控制信号以响应于时钟信号频率来控制时基伺服装置的速度，反馈控制信号用于改变伺服电动机的速度。在一个实施例中，伺服电动机的速度与时钟信号频率成正比。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式