会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 35. 发明申请
    • Multiple Removable Non-Volatile Memory Cards Serially Communicating With a Host
    • 多个可移动非易失性存储卡与主机进行串行通信
    • US20090240854A1
    • 2009-09-24
    • US12477341
    • 2009-06-03
    • Yoram CedarMichael HoltzmanYosi Pinto
    • Yoram CedarMichael HoltzmanYosi Pinto
    • G06F13/00G06F12/02
    • G06F13/1694G06F12/0653G06F12/0661G06F13/385G06F13/387G06F13/4239G06F2212/2022G06F2213/0052
    • Two or more very small encapsulated electronic circuit cards to which data are read and written are removably inserted into two or more sockets of a host system that is wired to the sockets. According to one aspect of the disclosure, command and response signals are normally communicated between the host and the cards by a single circuit commonly connected between the host and all of the sockets but during initialization of the system a unique relative card address is confirmed to have been written into each card inserted into the sockets by connecting the command and status circuit to each socket one at a time in sequence. This is a fast and relatively simple way of setting card addresses upon initialization of such a system. According to a second aspect of the disclosure, the host adapts to transferring data between it and different cards of the system over at least two different number of the data lines commonly connected between the host and all of one or more sockets, each card permanently storing a host readable indication of the number of parallel data lines the card is capable of using. This allows increasing the rate of data transfer when the need justifies an increased card circuit complexity. According to a third aspect of the disclosure, a serial stream of data is sent over a number of data lines from one to many by alternately connecting bits of the stream to a particular number of individual lines.
    • 读取和写入数据的两个或更多个非常小的封装的电子电路卡可移除地插入连接到插座的主机系统的两个或更多个插槽中。 根据本公开的一个方面,命令和响应信号通常由主机与所有插座之间通用连接的单个电路在主机和卡之间进行通信,但是在系统初始化期间,唯一的相关卡地址被确认具有 通过将命令和状态电路一次一个地连接到每个插座,将其写入插入插座的每个卡中。 这是在这种系统初始化时设置卡地址的快速而相对简单的方式。 根据本公开的第二方面,主机适应于通过在主机与所有一个或多个插座之间共同连接的至少两个不同数量的数据线在其与系统的不同卡之间传送数据,每个卡永久存储 该卡能够使用的并行数据线的数量的主机可读指示。 当需要证明增加的卡电路复杂性时,这允许增加数据传输速率。 根据本公开的第三方面,通过将流的比特交替地连接到特定数量的单独线路,通过多个数据线从一个到多个数据线发送串行数据流。
    • 36. 发明申请
    • Multiple Removable Non-Volatile Memory Cards Serially Communicating With a Host
    • 多个可移动非易失性存储卡与主机进行串行通信
    • US20070130405A1
    • 2007-06-07
    • US11673958
    • 2007-02-12
    • Yoram CedarMichael HoltzmanYosi Pinto
    • Yoram CedarMichael HoltzmanYosi Pinto
    • H05K7/10G06F12/00G06F13/00
    • G06F13/1694G06F12/0653G06F12/0661G06F13/385G06F13/387G06F13/4239G06F2212/2022G06F2213/0052
    • Two or more very small encapsulated electronic circuit cards to which data are read and written are removably inserted into two or more sockets of a host system that is wired to the sockets. According to one aspect of the disclosure, command and response signals are normally communicated between the host and the cards by a single circuit commonly connected between the host and all of the sockets but during initialization of the system a unique relative card address is confirmed to have been written into each card inserted into the sockets by connecting the command and status circuit to each socket one at a time in sequence. This is a fast and relatively simple way of setting card addresses upon initialization of such a system. According to a second aspect of the disclosure, the host adapts to transferring data between it and different cards of the system over at least two different number of the data lines commonly connected between the host and all of one or more sockets, each card permanently storing a host readable indication of the number of parallel data lines the card is capable of using. This allows increasing the rate of data transfer when the need justifies an increased card circuit complexity. According to a third aspect of the disclosure, a serial stream of data is sent over a number of data lines from one to many by alternately connecting bits of the stream to a particular number of individual lines.
    • 读取和写入数据的两个或更多个非常小的封装的电子电路卡可移除地插入连接到插座的主机系统的两个或更多个插槽中。 根据本公开的一个方面,命令和响应信号通常由主机与所有插座之间通用连接的单个电路在主机和卡之间进行通信,但是在系统初始化期间,唯一的相关卡地址被确认具有 通过将命令和状态电路一次一个地连接到每个插座,将其写入插入插座的每个卡中。 这是在这种系统初始化时设置卡地址的快速而相对简单的方式。 根据本公开的第二方面,主机适应于通过在主机与所有一个或多个插座之间共同连接的至少两个不同数量的数据线在其与系统的不同卡之间传送数据,每个卡永久存储 该卡能够使用的并行数据线的数量的主机可读指示。 当需要证明增加的卡电路复杂性时,这允许增加数据传输速率。 根据本公开的第三方面,通过将流的比特交替地连接到特定数量的单独线路,通过多个数据线从一个到多个数据线发送串行数据流。
    • 38. 发明申请
    • Pipelined Parallel Programming Operation in a Non-Volatile Memory System
    • 非易失性存储器系统中的流水线并行编程操作
    • US20070091680A1
    • 2007-04-26
    • US11611706
    • 2006-12-15
    • Kevin ConleyYoram Cedar
    • Kevin ConleyYoram Cedar
    • G11C16/04
    • G11C16/105G11C16/10G11C16/102G11C2216/22
    • The present invention allows for an increase in programming parallelism in a non-volatile memory system without incurring additional data transfer latency. Data is transferred from a controller to a first memory chip and a programming operation is caused to begin. While that first memory chip is busy performing that program operation, data is transferred from the controller to a second memory chip and a programming operation is caused to begin in that chip. Data transfer can begin to the first memory chip again once it has completed its programming operation even though the second chip is still busy performing its program operation. In this manner high parallelism of programming operation is achieved without incurring the latency cost of performing the additional data transfers. Two sets of embodiments are presented, one that preserves the host data in a buffer until successful programming of that data is confirmed and one that does not require that success be achieved and that does not preserve the data thus achieving a higher rate of data programming throughput.
    • 本发明允许在非易失性存储器系统中增加编程并行性,而不会引起额外的数据传输等待时间。 数据从控制器传送到第一存储器芯片,并且开始编程操作。 当该第一存储器芯片正在忙于执行该程序操作时,数据从控制器传送到第二存储器芯片,并且使该编程操作在该芯片中开始。 一旦完成编程操作,即使第二个芯片仍在忙于执行其程序操作,数据传输也可以再次开始到第一个存储器芯片。 以这种方式,实现编程操作的高并行性,而不会导致执行附加数据传输的延迟成本。 提出了两组实施例,一种将数据保存在缓冲器中,直到该数据的成功编程得到确认,并且不需要实现成功,并且不保留数据从而实现更高的数据编程吞吐量 。