会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 31. 发明申请
    • POWER SUPPLY CIRCUIT
    • 电源电路
    • US20110175449A1
    • 2011-07-21
    • US13008414
    • 2011-01-18
    • Shigeto KOBAYASHIKouichi YamadaYoshitaka UedaAtsushi Wada
    • Shigeto KOBAYASHIKouichi YamadaYoshitaka UedaAtsushi Wada
    • H02J1/10
    • H02J1/08G06F1/26H03K19/0175H03L5/00Y10T307/50
    • A power supply circuit generates the internal power supply voltage intVCC from a first power supply capable of supplying a first power supply voltage V1 and a second power supply capable of supplying a second power supply voltage V2, which is lower than the first power supply voltage V1. A first transistor TR1 is provided between the first power supply and an output node, whereas a second transistor TR2 is provided between the second power supply and the output node. A first supply unit supplies the inverted value of an output voltage of the first power supply or the inverted value of a voltage corresponding to the output voltage of the first power supply, to the gate input of the first transistor TR1. A second supply unit supplies the output voltage of the first power supply or the voltage corresponding to the output voltage of the first power supply, to the gate input of the second transistor TR2.
    • 电源电路从能够提供第一电源电压V1的第一电源和能够提供低于第一电源电压V1的第二电源电压V2的第二电源产生内部电源电压intVCC 。 第一晶体管TR1设置在第一电源和输出节点之间,而第二晶体管TR2设置在第二电源和输出节点之间。 第一供电单元将第一电源的输出电压的反相值或与第一电源的输出电压对应的电压的反相值提供给第一晶体管TR1的栅极输入。 第二供应单元将第一电源的输出电压或与第一电源的输出电压相对应的电压提供给第二晶体管TR2的栅极输入。
    • 33. 发明授权
    • Analog-to-digital converter
    • 模数转换器
    • US07474238B2
    • 2009-01-06
    • US11700130
    • 2007-01-31
    • Shigeto Kobayashi
    • Shigeto Kobayashi
    • H03M1/10
    • H03M1/007H03M1/162H03M1/167
    • An A-D converter includes a group of resistors, a group of comparators, an encoder and an output unit. The output unit includes a correction circuit. An inverter constitutes the correction circuit. The encoder is shared in a case where the A-D converter converts an inputted analog signal to a two-bit binary code and a case where the A-D converter converts the inputted analog signal to a 4-bit binary code. The correction circuit corrects the output of the encoder when the A-D converter is to convert the inputted analog signal to the 2-bit binary code.
    • A-D转换器包括一组电阻器,一组比较器,编码器和输出单元。 输出单元包括校正电路。 逆变器构成校正电路。 在A-D转换器将输入的模拟信号转换为2位二进制码的情况下和A-D转换器将输入的模拟信号转换为4位二进制码的情况下,共享编码器。 当A-D转换器将输入的模拟信号转换为2位二进制码时,校正电路校正编码器的输出。
    • 36. 发明授权
    • Analog-digital converter optimized for high speed operation
    • 模数转换器为高速运行而优化
    • US07119729B2
    • 2006-10-10
    • US11060306
    • 2005-02-18
    • Atsushi WadaKuniyuki TaniShigeto Kobayashi
    • Atsushi WadaKuniyuki TaniShigeto Kobayashi
    • H03M1/38
    • H03M1/164H03M1/162
    • A first analog-digital converter circuit in a preceding stage converts an input analog signal into a digital value and retrieves the higher 4 bits. A second analog-digital converter circuit in a subsequent stage converts an input analog signal into a digital value and retrieves 3 bits including the 5th through 6th highest bits and a redundant bit, 3 bits including the 7th through 8th highest bits and a redundant bit, and 3 bits including the 9th through 10th highest bits and a redundant bit. Thus, the number of bits produced by conversion by the second analog-digital converter circuit in the subsequent stage of a cyclic type is configured to be smaller than the number of bits produced by conversion by the first analog-digital converter circuit in the preceding stage.
    • 前一级的第一模数转换器电路将输入的模拟信号转换为数字值,并检索较高的4位。 后续阶段的第二模拟数字转换器电路将输入的模拟信号转换为数字值,并且检索包括第5至第6高位的3位和冗余位,包括第7位至第8位的3位和冗余位, 并且包括第9到第10最高位的3位和冗余位。 因此,通过第二模拟数字转换器电路在循环类型的后续阶段的转换而产生的位数被配置为小于由前一级中的第一模数转换器电路的转换产生的位数 。
    • 38. 发明授权
    • Analog-to-digital converter having cyclic configuration
    • 具有循环配置的模数转换器
    • US07088277B2
    • 2006-08-08
    • US10945924
    • 2004-09-22
    • Shigeto KobayashiKuniyuki TaniAtsushi WadaTakafumi Nakamori
    • Shigeto KobayashiKuniyuki TaniAtsushi WadaTakafumi Nakamori
    • H03M1/12
    • H03M1/06H03M1/162H03M1/365
    • A cyclic AD converter having a conversion processing speed or conversion accuracy designed no higher than necessary. In the AD converter, an input analog signal is held by a sample-and-hold circuit, and converted into a digital value by an AD conversion circuit. A DA conversion circuit converts the digital value output from the AD conversion circuit into an analog value. A subtractor circuit outputs the difference between the analog value output from the AD conversion circuit and the analog value held in the sample-and-hold circuit. An amplifier circuit amplifies the output of the subtractor circuit, and feeds back the resultant to the sample-and-hold circuit and the AD conversion circuit. In the course of this feedback-based cyclic processing, an amplification control circuit changes the gain of the amplifier circuit in accordance with the progress of the circulation.
    • 一种循环AD转换器,其转换处理速度或转换精度设定为不必要。 在AD转换器中,输入模拟信号由采样保持电路保持,并由AD转换电路转换为数字值。 DA转换电路将从AD转换电路输出的数字值转换为模拟值。 减法器电路输出从AD转换电路输出的模拟值与保持在采样保持电路中的模拟值之间的差。 放大器电路放大减法器电路的输出,并将结果反馈到采样保持电路和AD转换电路。 在基于反馈的循环处理的过程中,放大控制电路根据循环的进行改变放大器电路的增益。
    • 39. 发明授权
    • Analog-digital conversion method and analog-digital converter
    • 模拟数字转换方法和模数转换器
    • US07084803B2
    • 2006-08-01
    • US11047706
    • 2005-02-02
    • Shigeto KobayashiKuniyuki TaniAtsushi Wada
    • Shigeto KobayashiKuniyuki TaniAtsushi Wada
    • H03M1/16H03M1/44
    • H03M1/167H03M1/162
    • A first amplifier circuit amplifies an input signal by a factor of α. A first AD converter circuit is configured at an LSB voltage of VA and converts an input analog signal into a digital value of arbitrary N1 bits. A first DA converter circuit converts the digital value output from the first AD converter circuit into an analog signal. A subtracter circuit subtracts an output of the first DA converter circuit from an output of the first subtracter circuit. A second amplifier circuit amplifies an output of the subtracter circuit by a factor of β. A second AD converter is configured at an LSB voltage of VB and converts an input analog signal into a digital value of arbitrary N2 bits. In this circuit, the relation VA*α*β=VB*2N2 holds.
    • 第一放大器电路以α的因子放大输入信号。 第一AD转换器电路配置为VA的LSB电压,并将输入的模拟信号转换成任意N 1位的数字值。 第一DA转换器电路将从第一AD转换器电路输出的数字值转换为模拟信号。 减法电路从第一减法器电路的输出中减去第一DA转换器电路的输出。 第二放大器电路将减法器电路的输出放大倍数为β。 第二AD转换器配置为VB的LSB电压,并将输入模拟信号转换为任意N 2位的数字值。 在该电路中,VA *α*β= VB * 2 N 2的关系成立。