会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 31. 发明申请
    • IMAGE COMPENSATION DEVICE
    • 图像补偿装置
    • US20140253680A1
    • 2014-09-11
    • US13791552
    • 2013-03-08
    • SILICON INTEGRATED SYSTEMS CORP.
    • Albert Hua TaiHeng-Yi Liu
    • H04N13/00
    • H04N9/78H04N9/646
    • An image compensation device is disclosed. The image compensation image compensation device comprises a 3D band pass filter, a 3D notch filter, a 3D notch mixing unit, a 3D summing unit, a non-3D notch filter, a non-3D band pass filter, a non-3D notch mixing unit, a non-3D band pass mixing unit, and a non-3D summing unit. The 3D notch mixing unit is used for compensating an output of the 3D notch filter. The non-3D notch mixing unit is used for compensating an output of the non-3D notch filter. The non-3D band pass mixing unit is used for compensating an output of the non-3D band pass filter. The image compensation device of the present invention is capable of avoiding the unstable and sparkle-like situation in the prior arts.
    • 公开了一种图像补偿装置。 图像补偿图像补偿装置包括3D带通滤波器,3D陷波滤波器,3D陷波混合单元,3D求和单元,非3D陷波滤波器,非3D带通滤波器,非3D陷波滤波器 单元,非3D频带混合单元和非3D求和单元。 3D陷波混合单元用于补偿3D陷波滤波器的输出。 非3D陷波混合单元用于补偿非3D陷波滤波器的输出。 非3D带通混合单元用于补偿非3D带通滤波器的输出。 本发明的图像补偿装置能够避免现有技术中的不稳定和闪光状态。
    • 34. 发明申请
    • Apparatus and method for calculating an exponential calculating result of a floating-point number
    • 用于计算浮点数的指数计算结果的装置和方法
    • US20040010531A1
    • 2004-01-15
    • US10191168
    • 2002-07-09
    • Silicon Integrated Systems Corp.
    • Chung-Yen LuKuo-Wei Yeh
    • G06F007/44
    • G06F1/0356G06F7/483G06F7/556G06F2101/10
    • An apparatus for calculating an exponential calculating result for a base 2 floating-point number comprises a transforming device, K exponential tables and a multiplier. The transforming device receives the floating-point number, transforms the floating-point number to an integer part and a fractional part and outputs the integer part and the fractional part. The fractional part is an N-bit number and divided into K parts which have N1, N2, . . . , NK bits respectively, wherein NnullN1nullN2null . . . nullNK. Each of the exponential tables receives one of the K parts divided from the fractional part and outputs a result. The multiplier receives all results from the exponential tables and outputs a mantissa. The integer part outputted form the transforming device is an exponent. The mantissa, the exponent and a sign whose value is 0 is used to represent an exponential calculating result which is represented in the following format: (null1)Synull2Eynullmy, where Sy is the sign whose value is 0, Ey is the integer part, my is the mantissa and lnullmy
    • 用于计算基本2浮点数的指数计算结果的装置包括变换装置,K个指数表和乘数。 变换设备接收浮点数,将浮点数转换为整数部分和小数部分,并输出整数部分和小数部分。 小数部分是N位数,并分为具有N1,N2的K个部分。 。 。 ,NK位,其中N = N1 + N2 +。 。 。 + NK。 每个指数表接收从小数部分中分离的K个部分中的一个,并输出结果。 乘数从指数表接收所有结果并输出尾数。 从变换装置输出的整数部分是指数。 尾数,指数和值为0的符号用于表示以下格式表示的指数计算结果:(-1) .2 .my,其中Sy是其值的符号 是0,Ey是整数部分,我是尾数,l <= My <2。
    • 36. 发明申请
    • Apparatus and method for bitmapping and synchronization
    • 用于位图和同步的装置和方法
    • US20030043161A1
    • 2003-03-06
    • US09947803
    • 2001-09-06
    • SILICON INTEGRATED SYSTEMS CORP.
    • Jaw-Chih TsengChung-Chieh Liu
    • G09G005/00
    • G09G5/001G09G5/363
    • The present invention discloses an apparatus and method for bitmapping and synchronization. The present invention increases the serial number of a graphic command issued by a CPU. A page number of a display memory bitmapping to a graphic commands and a serial number of the graphic command are stored in a system memory connected to a CPU. The CPU directly accesses the display memory until the serial number corresponding to the page number stored in the page info equal to the page number of the graphic command issued currently by the CPU is less than the serial number of the graphic command executed currently by the graphic accelerator and the problem of data inconsistency could be neglected.
    • 本发明公开了一种用于位图和同步的装置和方法。 本发明增加了由CPU发出的图形命令的序列号。 对图形命令和图形命令的序列号进行位图的显示存储器的页码存储在连接到CPU的系统存储器中。 CPU直接访问显示存储器,直到与页面信息中存储的页码相对应的序列号等于CPU当前发布的图形命令的页码小于图形当前执行的图形命令的序列号 加速器和数据不一致的问题可以忽略不计。