专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US4841466A Bit-serial integrator circuitry 失效
标题翻译：位串行集成电路
公开(公告)号：US4841466A
公开(公告)日：1989-06-20
申请号：US88340
申请日：1987-08-24
申请人： Todd J. Christopher
发明人： Todd J. Christopher
IPC分类号： G06F7/544 , G06F7/50 , G06F7/504 , H03H17/00 , H03H17/02
CPC分类号： G06F7/5045 , G06F7/49942 , G06F7/49994
摘要： A bit-serial integrator includes the cascade combination of a bit-serial adder, a first bit-serial register and a second bit-serial register. Input signal is applied to one input of the adder and the output terminal of the second bit-serial register is coupled to a second input of the adder. A transparent latch is coupled to an output of the first bit-serial register and is conditioned to pass a predetermined number of sample bits and then to latch and output a particular sample bit for the duration of a sample period. The output of the latch is an integrated, scaled and truncated representation of the input signal.

22. 发明授权

US4823302A Block oriented random access memory able to perform a data read, a data write and a data refresh operation in one block-access time 失效
标题翻译：能够在一个块访问时间内执行数据读取，数据写入和数据刷新操作的面向块的随机存取存储器
公开(公告)号：US4823302A
公开(公告)日：1989-04-18
申请号：US8695
申请日：1987-01-30
申请人： Todd J. Christopher
发明人： Todd J. Christopher
IPC分类号： G11C7/22 , G11C8/12 , G11C11/406 , G11C11/4076 , G11C11/409 , H04N5/907 , G06F12/00 , G11C7/00
CPC分类号： H04N5/907 , G11C11/406 , G11C11/4076 , G11C11/409 , G11C7/22 , G11C8/12
摘要： A video memory system which uses dynamic digital data storage elements allows random access to blocks of 32 pixel values. The pixel values to be stored in a block are applied sequentially to the memory system and the pixel values provided by the memory system are provided sequentially. The block oriented random access memory which stores and provides the blocks of 32 pixel values is configured to be able to perform a block read, a block write and a refresh operation in the time required to provide one 32 pixel block to or from the video memory system.

23. 发明授权

US4819252A Sampled data subsampling apparatus 失效
标题翻译：采样数据采样设备
公开(公告)号：US4819252A
公开(公告)日：1989-04-04
申请号：US155944
申请日：1988-02-16
申请人： Todd J. Christopher
发明人： Todd J. Christopher
IPC分类号： H04B14/04 , H03H17/00 , H03H17/06 , H04B1/66
CPC分类号： H03H17/0664
摘要： An antialias filtering and subsampling system incorporates a compound accumulator including three cascade connected accumulator circuits conditioned to integrate and dump the integrated values of n input samples. The integrated values from the three integrators are scaled, delayed and combined to produce substampled values of a signal which has been filtered according to the transfer function [sin(n.pi.ft)/nsin(.pi.ft)].sup.3.

24. 发明授权

US4731851A Digital signal gain control circuitry for varying digital signals in substantially equal db steps 失效
标题翻译：数字信号增益控制电路，用于以基本相等的数位步长改变数字信号
公开(公告)号：US4731851A
公开(公告)日：1988-03-15
申请号：US910993
申请日：1986-09-24
申请人： Todd J. Christopher
发明人： Todd J. Christopher
IPC分类号： H03G3/00 , H03G7/00
CPC分类号： H03G7/007 , H03G3/002
摘要： A volume control or amplitude varying system for digital signals includes a cascade connection of a coarse multiplier/divider for changing the values of digital signals in 6 db steps and a fine multiplier/divider for changing the values of digital values logarithmically in substantially equal steps of less than 6 db per step. The coarse multiplier/divider selectively multiplies the digital signal by powers of 2. The fine multiplier/divider multiplies the digital signal by predetermined values, an ascending/descending sequence of which form a substantially logarithmic sequence. Both serial-bit and parallel-bit embodiments are described.
摘要翻译：用于数字信号的音量控制或振幅变化系统包括粗略乘法器/分频器的级联连接，用于以6db步长改变数字信号的值，以及精细乘法器/除法器，用于以数字值对数地改变数字值，每步不到6分贝。粗乘法器/除法器选择性地将数字信号乘以2的幂。精细乘法器/除法器将数字信号乘以预定值，其升/降序列形成基本上对数的序列。描述串行位和并行位实施例。

25. 发明授权

US4375094A Apparatus for advancing a video disc pickup transducer beyond a disc record defect 失效
标题翻译：用于将视频光盘拾取传感器推进到盘记录缺陷之外的装置
公开(公告)号：US4375094A
公开(公告)日：1983-02-22
申请号：US205342
申请日：1980-11-10
申请人： Kevin C. Kelleher , Todd J. Christopher
发明人： Kevin C. Kelleher , Todd J. Christopher
IPC分类号： G11B21/10 , G11B21/04 , G11B21/06 , H04N5/76
CPC分类号： G11B21/04 , G11B21/06
摘要： Video disc player apparatus for aiding the signal recovery stylus to overcome locked grooves insurmountable by normal stylus deflection transducers. The player comprises a signal pickup stylus secured to a first end of a stylus arm, the second end thereof being secured to a carriage mechanism. The carriage mechanism is driven by a servomechanism responsive to the relative stylus-carriage position so as to translate the second end of the stylus arm in consonance with the radial travel of the pickup stylus engaging the disc. Secured within the carriage is a stylus deflection transducer which cooperates with the stylus arm to selectively translate the pickup stylus past a preselected number of grooves when the stylus is prevented from normal progression by a defect occurring on the disc surface. Occasionally defects occur which cannot be bypassed by deflector induced stylus translations due to limitations in the deflector transducer. Upon detection of a failure of deflector induced stylus translations, an offset is applied within the carriage servomechanism tending to impart a mechanical bias between the carriage and stylus arm, which bias produces a force in the stylus arm in a direction to aid the forces applied by the deflection transducer.
摘要翻译：用于辅助信号恢复笔的视频光盘播放器装置来克服由普通的触笔偏转换器不可克服的锁定槽。播放器包括固定到触针臂的第一端的信号拾取针，其第二端固定到支架机构。托架机构由响应于相对触控笔托架位置的伺服机构驱动，以便根据接合盘的拾取触针的径向行程平移触针臂的第二端。在托架内安装的是触针偏转传感器，当触针被盘表面上发生的缺陷防止正常进行时，触针偏转传感器与触针臂配合以选择性地平移拾取触针经过预选数量的凹槽。由于偏转器传感器的限制，偶尔会发生不能被偏转器感应的触笔平移旁路的缺陷。在检测到偏转器感应触针平移失败时，在滑架伺服机构中施加偏移，倾向于在滑架和触针臂之间施加机械偏置，该偏压在触针臂中产生一个力，以帮助施加的力偏转换器。

26. 发明授权

US4309721A Error coding for video disc system 失效
标题翻译：视频光盘系统的错误编码
公开(公告)号：US4309721A
公开(公告)日：1982-01-05
申请号：US84396
申请日：1979-10-12
申请人： Todd J. Christopher
发明人： Todd J. Christopher
IPC分类号： G11B20/18 , H04N5/76 , G06F11/00 , G06F11/12 , G11B7/00
CPC分类号： G11B20/1813
摘要： An improved error code used for encoding and decoding data in a video disc system of the type wherein the data format comprises a start code followed by an error code and information bits. The error code is chosen so that the error code check register in the video disc player begins with the start code in the register, and, if no errors are detected after the full message is received, also ends with the start code in the register. This unique code simplifies both the control logic and the decoding logic in the video disc player decoder.
摘要翻译：用于在其中数据格式包括跟随有错误代码和信息位的起始码的类型的视频盘系统中对数据进行编码和解码的改进的错误代码。选择错误代码，使得视频光盘播放器中的错误代码检查寄存器以寄存器中的起始码开始，并且如果在收到完整消息后没有检测到错误，也以寄存器中的起始码结束。该独特的代码简化了视频光盘播放器解码器中的控制逻辑和解码逻辑。

27. 发明授权

US4286282A Periodically biased video disc player servo system 失效
标题翻译：定期偏置视频光盘播放器伺服系统
公开(公告)号：US4286282A
公开(公告)日：1981-08-25
申请号：US68014
申请日：1979-08-20
申请人： Todd J. Christopher , James A. Wilber
发明人： Todd J. Christopher , James A. Wilber
IPC分类号： H04N5/903 , G11B9/06 , G11B19/28 , G11B21/02 , G11B21/03 , H04N9/85 , H04N9/89 , H04N5/795
CPC分类号： H04N9/85 , G11B9/06
摘要： Periodic biasing of video disc player signal correction servo to the center of its control range avoids the loss-of-loop gain which otherwise could occur if the servo were continuously biased and minimizes loop stabilization time. Periodic biasing is provided by means of a timing circuit, responsive to a luminance signal transition above blanking level, which enables the servo phase error detector and simultaneously enables a precharging circuit which charges the servo error voltage holding capacitor to a level corresponding to a zero error servo condition. The timing circuit disables the precharging circuit a predetermined time subsequent to an opposite transition of the luminance signal and disables the phase detector subsequent to disabling of the precharging circuit. The period between disabling of the precharging circuit and disabling of the phase detector encompasses the color burst interval of the horizontal sync pulse and may be controlled by selection of offset and slope parameters of an integrator in the timing circuit.
摘要翻译：视频光盘播放器信号校正伺服器的周期性偏移到其控制范围的中心避免了如果伺服被连续偏置并且使循环稳定时间最小化则可能发生的环路失调增益。周期性偏置通过定时电路提供，响应于消隐电平以上的亮度信号转换，这使得伺服相位误差检测器能够同时使得将伺服误差电压保持电容器充电到对应于零误差的电平的预充电电路伺服条件。定时电路在亮度信号相反转变之后的预定时间内禁止预充电电路，并且在禁止预充电电路之后禁用相位检测器。预充电电路禁用和禁止相位检测器之间的周期包括水平同步脉冲的色同步脉冲间隔，并且可以通过在定时电路中选择积分器的偏移和斜率参数来控制。

28. 发明授权

US4247866A Nested loop video disc servo system 失效
标题翻译：嵌套循环视频盘伺服系统
公开(公告)号：US4247866A
公开(公告)日：1981-01-27
申请号：US74515
申请日：1979-09-11
申请人： James A. Wilber , Todd J. Christopher
发明人： James A. Wilber , Todd J. Christopher
IPC分类号： H04N5/903 , G11B19/28 , G11B21/03 , H04N9/79 , H04N9/793 , H04N9/85 , H04N9/89 , H04N5/76
CPC分类号： G11B21/03 , H04N9/7908 , H04N9/793 , H04N9/85
摘要： An active filter separates the function of a principal feedback loop which provides velocity error correction from that of a nested feedback loop which provides video signal frequency correction. A further feedback loop responsive to the active filter output signal and normally open under steady-state conditions, is closed under transient conditions for supplying a limited gain reducing signal to the input of the active filter whereby transient disturbance of the primary and nested loops is minimized with no loss of loop gain under steady-state conditions. The third loop includes a dead zone amplifier for distinguishing between transient and steady-state conditions and a limiter for limiting the gain reducing signal to a level below that which otherwise would tend to drive the active filter into a non-linear slow recovery condition.
摘要翻译：有源滤波器分离提供速度误差校正的主反馈回路的功能与提供视频信号频率校正的嵌套反馈回路的功能。响应于有源滤波器输出信号并且在稳态条件下常开的另外的反馈回路在用于向有源滤波器的输入提供有限增益降低信号的瞬态条件下闭合，从而使主和嵌套环的瞬态干扰最小化在稳态条件下，不损失环路增益。第三环路包括用于区分瞬态和稳态条件的死区放大器和限制器，用于将增益降低信号限制到低于否则倾向于将有源滤波器驱动到非线性慢恢复条件的水平。

29. 发明授权

US5130798A Dual band progressive television system with noise reduction 失效
标题翻译：具有噪声降低的双带渐进式电视系统
公开(公告)号：US5130798A
公开(公告)日：1992-07-14
申请号：US648783
申请日：1991-01-31
申请人： Todd J. Christopher
发明人： Todd J. Christopher
IPC分类号： H04N5/21 , H04N5/44 , H04N5/93
CPC分类号： H04N7/012 , H04N5/21
摘要： An input filter separates a luminance input signal into a high frequency component that is noise reduced by coring and a low frequency component that is noise reduced by a frame recursive filter preceded by sub-sampling and followed by sample rate restoration by interpolation. An output circuit combines the noise reduced components to provide a processed output signal in which high frequency portions thereof are subjected to coring and low frequency portions thereof are subjected to recursive filtering. In a specific application the frame recursive filter provides a plurality of low frequency sub-sampled components which are combined with the processed output signal in a further output circuit to provide a noise reduced output signal of progressive scan form.

30. 发明授权

US4901077A Sigma-delta modulator for D-to-A converter 失效
标题翻译：用于D转A转换器的Σ-Δ调制器
公开(公告)号：US4901077A
公开(公告)日：1990-02-13
申请号：US182665
申请日：1988-04-18
申请人： Todd J. Christopher
发明人： Todd J. Christopher
IPC分类号： H03M3/04 , H03M3/02 , H03M7/32
CPC分类号： H03M7/3028 , H03M3/50 , H03M7/3031 , H03M7/304
摘要： A digital-to-analog converter includes a sampled data sigma-delta modulator to resample and coarsely quantize the digital samples to be converted. The coarsely quantized samples are converted to sequences of pulses which are applied to a pulse sensitive analog integrator to develop analog representations of the digital signal.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式