会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 21. 发明申请
    • Diplexer and Transceiver thereof
    • 双工器及其收发器
    • US20140233441A1
    • 2014-08-21
    • US14139806
    • 2013-12-23
    • MEDIATEK INC.
    • Chih-Hung LeeMing-Da TsaiJui-Lin Hsu
    • H04L5/06
    • H03H7/463H03H7/09H04B1/005
    • A diplexer, for coupling a first radio frequency (RF) signal corresponding to a first carrier frequency and a second RF signal corresponding to a second carrier frequency is disclosed. The diplexer includes a first port arranged to couple the first RF signal; a second port arranged to couple the second RF signal; a third port capable of connecting an antenna; a first impedance unit coupled to the first port and the third port; and a second impedance unit coupled to the second port and the third port; wherein the first port, the second port and the third port are coupled to a direct current (DC) ground; wherein the first impedance unit is arranged to provide an first open-circuit impedance against the second RF signal, and the second impedance unit is arranged to provide a second open-circuit impedance against the first RF signal.
    • 公开了一种用于耦合对应于第一载波频率的第一射频(RF)信号和对应于第二载波频率的第二RF信号的双工器。 双工器包括被布置成耦合第一RF信号的第一端口; 布置成耦合第二RF信号的第二端口; 能够连接天线的第三端口; 耦合到所述第一端口和所述第三端口的第一阻抗单元; 以及耦合到所述第二端口和所述第三端口的第二阻抗单元; 其中所述第一端口,所述第二端口和所述第三端口耦合到直流(DC)接地; 其中所述第一阻抗单元布置成针对所述第二RF信号提供第一开路阻抗,并且所述第二阻抗单元布置成针对所述第一RF信号提供第二开路阻抗。
    • 28. 发明授权
    • Frequency divider for generating output clock signal with duty cycle different from duty cycle of input clock signal
    • 用于产生输出时钟信号的分频器,占空比不同于输入时钟信号的占空比
    • US08502573B2
    • 2013-08-06
    • US13658809
    • 2012-10-23
    • Mediatek Inc.
    • Ming-Da Tsai
    • H03K21/00
    • H03K23/425G06F1/08H03K3/356173H03K21/023H03K21/10
    • A frequency divider includes a plurality of logic circuit blocks. Each of the logic circuit blocks has a plurality of control terminals. At least one of the control terminals of one of the logic circuit blocks is arranged to receive an input clock signal having a first duty cycle. At least one of the remaining control terminals of the one of the logic circuit blocks is arranged to couple another one of the logic circuit blocks by a positive feedback. A clock signal at the at least one of the remaining control terminals has a second duty cycle different from the first duty cycle. Each of the logic circuit blocks includes a plurality of first transistors coupled in parallel between a first reference voltage and an output terminal, and a plurality of second transistors coupled in series between a second reference voltage and the output terminal.
    • 分频器包括多个逻辑电路块。 每个逻辑电路块具有多个控制端子。 一个逻辑电路块的控制端中的至少一个被布置成接收具有第一占空比的输入时钟信号。 逻辑电路块中的一个的剩余控制端中的至少一个被布置成通过正反馈耦合另一个逻辑电路块。 所述剩余控制端中的至少一个的时钟信号具有与第一占空比不同的第二占空比。 每个逻辑电路块包括并联在第一参考电压和输出端之间的多个第一晶体管,以及串联耦合在第二参考电压和输出端之间的多个第二晶体管。