会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 25. 发明申请
    • SEMICONDUCTOR MEMORY DEVICE
    • 半导体存储器件
    • US20120228687A1
    • 2012-09-13
    • US13410608
    • 2012-03-02
    • Kosei NODA
    • Kosei NODA
    • H01L27/108H01L27/088
    • H01L27/1156G11C16/0433H01L28/40
    • A semiconductor memory device includes a semiconductor film; a first gate insulating film covering the semiconductor film; a first gate electrode provided over the semiconductor film with the first gate insulating film interposed therebetween; a first conductive film which is provided over the first gate insulating film; an insulating film which is provided over the first gate insulating film, exposes top surfaces of the first gate electrode and the first conductive film, and has a groove portion between the first gate electrode and the first conductive film; an oxide semiconductor film which is provided over the insulating film and is in contact with the first gate electrode, the first conductive film, and the groove portion; a second gate insulating film covering the oxide semiconductor film; and a second gate electrode provided over the oxide semiconductor film and the groove portion with the second gate insulating film interposed therebetween.
    • 半导体存储器件包括半导体膜; 覆盖半导体膜的第一栅极绝缘膜; 设置在所述半导体膜上的第一栅电极,其间插入有所述第一栅极绝缘膜; 设置在所述第一栅极绝缘膜上的第一导电膜; 设置在第一栅极绝缘膜上的绝缘膜暴露第一栅电极和第一导电膜的顶表面,并且在第一栅电极和第一导电膜之间具有沟槽部分; 氧化物半导体膜,设置在所述绝缘膜上并与所述第一栅电极,所述第一导电膜和所述槽部接触; 覆盖氧化物半导体膜的第二栅极绝缘膜; 以及设置在所述氧化物半导体膜和所述沟槽部分上方的第二栅电极,其间插入有所述第二栅极绝缘膜。
    • 26. 发明申请
    • METHOD FOR MANUFACTURING SOI SUBSTRATE AND SEMICONDUCTOR DEVICE
    • 制造SOI衬底和半导体器件的方法
    • US20120077330A1
    • 2012-03-29
    • US13271646
    • 2011-10-12
    • Kosei NODA
    • Kosei NODA
    • H01L21/30
    • H01L21/76254
    • First etching is performed on a surface of a single crystal semiconductor layer formed with no substrate bias applied. The single crystal semiconductor layer is formed by attaching a single crystal semiconductor substrate including an embrittled region to a supporting substrate so that an oxide layer is sandwiched between the single crystal semiconductor substrate and the supporting substrate and separating the single crystal semiconductor substrate into the single crystal semiconductor layer and part of the single crystal semiconductor substrate at the embrittled region. After the first etching, the single crystal semiconductor layer is irradiated with a laser beam and at least part of the surface of the single crystal semiconductor layer is melted and solidified. Then, second etching is performed on the surface of the single crystal semiconductor layer with no substrate bias applied.
    • 在不施加衬底偏压的单晶半导体层的表面上进行第一蚀刻。 单晶半导体层通过将包含脆化区域的单晶半导体衬底附着在支撑衬底上而形成,使得氧化物层夹在单晶半导体衬底和支撑衬底之间,并将单晶半导体衬底分离成单晶 半导体层和部分单晶半导体衬底在脆化区域。 在第一蚀刻之后,用激光束照射单晶半导体层,并且使单晶半导体层的表面的至少一部分熔融固化。 然后,在不施加衬底偏置的单晶半导体层的表面上进行第二蚀刻。
    • 28. 发明申请
    • SEMICONDUCTOR DEVICE
    • 半导体器件
    • US20120032172A1
    • 2012-02-09
    • US13193755
    • 2011-07-29
    • Kosei NODAYuta ENDOToshinari SASAKI
    • Kosei NODAYuta ENDOToshinari SASAKI
    • H01L29/786
    • H01L29/7869H01L29/41733
    • A semiconductor device including the following components and a manufacturing method of the semiconductor device are provided. The semiconductor device includes a substrate; an oxide semiconductor layer over the substrate; a source electrode and a drain electrode whose end portion has a taper angle and whose upper end portion has a curved surface, the source electrode and the drain electrode being electrically connected to the oxide semiconductor layer; a gate insulating layer being in contact with a part of the oxide semiconductor layer and covering the oxide semiconductor layer, the source electrode, and the drain electrode; and a gate electrode overlapping with the oxide semiconductor layer and being over the gate insulating layer.
    • 提供了包括以下部件的半导体器件和半导体器件的制造方法。 半导体器件包括衬底; 衬底上的氧化物半导体层; 源极电极和漏电极,其端部具有锥角并且其上端部具有弯曲表面,所述源电极和漏电极电连接到所述氧化物半导体层; 栅绝缘层与所述氧化物半导体层的一部分接触并覆盖所述氧化物半导体层,所述源电极和所述漏电极; 以及与氧化物半导体层重叠并在栅极绝缘层上方的栅电极。
    • 29. 发明申请
    • MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
    • 半导体器件的制造方法
    • US20120003795A1
    • 2012-01-05
    • US13165963
    • 2011-06-22
    • Kosei NODA
    • Kosei NODA
    • H01L21/336
    • H01L29/7869H01L29/66969H01L29/78618
    • An object is to provide a manufacturing method of a semiconductor device having a high field effect mobility and including an oxide semiconductor layer in a semiconductor device including an oxide semiconductor. Another object is to provide a manufacturing method of a semiconductor device capable of high speed operation. An oxide semiconductor layer is terminated by a halogen element, and thus an increase in the contact resistance between the oxide semiconductor layer and a conductive layer in contact with the oxide semiconductor layer is suppressed. Therefore, the contact resistance between the oxide semiconductor layer and the conductive layer becomes favorable and a transistor having a high field effect mobility can be manufactured.
    • 本发明的目的是提供具有高场效应迁移率的半导体器件的制造方法,并且在包括氧化物半导体的半导体器件中包括氧化物半导体层。 另一个目的是提供能够进行高速操作的半导体器件的制造方法。 氧化物半导体层被卤素元件端接,从而抑制氧化物半导体层与与氧化物半导体层接触的导电层之间的接触电阻的增加。 因此,氧化物半导体层和导电层之间的接触电阻变得良好,并且可以制造具有高场效应迁移率的晶体管。