会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 21. 发明申请
    • MULTI-TOUCH CAPABLE SINGLE LAYER CAPACITIVE TOUCH PANEL
    • 多触摸式单层电容式触控面板
    • US20130100066A1
    • 2013-04-25
    • US13281259
    • 2011-10-25
    • Jerry L. Doorenbos
    • Jerry L. Doorenbos
    • G06F3/045
    • G06F3/044G06F2203/04104
    • An apparatus is provided, which has a touch panel, an interconnect, and a touch panel controller. The touch panel has a plurality of sensors arranged in a plurality of rows and columns. Each row has a row electrode that extends across a portion of the touch screen and that is coupled to a row pad located along the periphery of the touch panel through a routing network, and each column has a plurality of column electrodes that are interleaved with at least one of the row electrodes and that are each coupled to a column pad located along the periphery of the touch panel through the routing network. The interconnect is secured to the touch panel and is coupled to each column pad and each row pad. The touch screen controller has an interface that is coupled to the interconnect and a control circuit that is coupled to the interface.
    • 提供了一种装置,其具有触摸面板,互连和触摸面板控制器。 触摸面板具有以多行和多列布置的多个传感器。 每行具有延伸穿过触摸屏的一部分的行电极,并且通过布线网络耦合到沿着触摸面板的周边布置的行垫,并且每列具有多个列电极,其与第 行电极中的至少一个并且各自通过路由网络耦合到沿着触摸面板的外围设置的列焊盘。 互连被固定到触摸面板并且耦合到每个列衬垫和每个行垫。 触摸屏控制器具有耦合到互连的接口和耦合到接口的控制电路。
    • 22. 发明授权
    • Bandgap reference circuit with sampling and averaging circuitry
    • 带采样和平均电路的带隙参考电路
    • US08324881B2
    • 2012-12-04
    • US12799288
    • 2010-04-21
    • Dimitar T. TrifonovJerry L. Doorenbos
    • Dimitar T. TrifonovJerry L. Doorenbos
    • G05F3/30
    • G05F3/30H03F1/303H03F2200/447
    • A circuit for generating a band gap reference voltage (VREF) includes circuitry (I3×7) for supplying a first current to a first conductor (NODE1) and a second current to a second conductor (NODE2). The first conductor is successively coupled to a plurality of diodes (Q0×16), respectively, in response to a digital signal (CTL-VBE) to cause the first current to successively flow into selected diodes. The second conductor is coupled to collectors of the diodes which are not presently coupled to the first conductor. The diodes are successively coupled to the first conductor so that the first current causes the diodes, respectively, to produce relatively large VBE voltages on the first conductor and the second current causes sets of the diodes not coupled to the first conductor to produce relatively small VBE voltages on the second conductor. The relatively large and small VBE voltages provide differential band gap charges (QCA-QCB) which are averaged to provide a stable band gap reference voltage (VREF).
    • 用于产生带隙参考电压(VREF)的电路包括用于向第一导体(NODE1)提供第一电流的电路(I3×7)和向第二导体(NODE2)提供第二电流的电路。 第一导体响应于数字信号(CTL-VBE)分别依次耦合到多个二极管(Q0×16),以使第一电流连续地流入选定的二极管。 第二导体耦合到当前不耦合到第一导体的二极管的集电极。 二极管连续地耦合到第一导体,使得第一电流分别导致二极管在第一导体上产生相对较大的VBE电压,并且第二电流使得未耦合到第一导体的二极管组产生相对较小的VBE 第二导体上的电压。 相对较大和较小的VBE电压提供差分带隙电荷(QCA-QCB),其被平均以提供稳定的带隙参考电压(VREF)。
    • 26. 发明授权
    • Bandgap reference curvature compensation circuit
    • 带隙参考曲率补偿电路
    • US06255807B1
    • 2001-07-03
    • US09691638
    • 2000-10-18
    • Jerry L. DoorenbosDavid M. Jones
    • Jerry L. DoorenbosDavid M. Jones
    • G05F316
    • G05F3/30Y10S323/907
    • A temperature curvature compensation technique and circuit can be realized through the generation of a temperature curvature compensation voltage provided by measuring the difference between the base-emitter voltage Vbe of two different transistors operating at two different temperature coefficient quiescent currents. This voltage difference measured between two such transistors results in a scaled voltage that is representative of the temperature curvature of the base-emitter voltage Vbe of a transistor, and which can then be summed to the bandgap reference output to provide a temperature compensated, bandgap reference voltage. The above method can be carried out in an amplifier circuit configured to receive and sum the temperature curvature compensation voltage and the bandgap reference output voltage into the temperature compensated, bandgap reference voltage. In addition, the summing of the temperature curvature compensation voltage and the bandgap reference output voltage may be realized through the application of a dual differential pair amplifier configuration which operates as a gm source. Further, scaling of the respective input voltages for each differential pair can be provided by the amplifier circuit. Moreover, the dual differential pair amplifier may be incorporated into a buffer amplifier configuration to receive a bandgap reference voltage and provide a buffered output or, integrated with a bandgap reference circuit directly into an amplifier circuit.
    • 温度曲率补偿技术和电路可以通过产生通过测量以两种不同温度系数静态电流工作的两个不同晶体管的基极 - 发射极间电压Vbe之间的差提供的温度曲率补偿电压来实现。 在两个这样的晶体管之间测量的这个电压差导致代表晶体管的基极 - 发射极电压Vbe的温度曲率的缩放电压,然后可以将其相加到带隙基准输出以提供温度补偿的带隙基准 电压。 上述方法可以在放大器电路中进行,该放大器电路被配置为将温度曲率补偿电压和带隙参考输出电压接收并加到温度补偿带隙参考电压中。 此外,温度曲率补偿电压和带隙参考输出电压的相加可以通过应用作为gm源工作的双差分对放大器配置来实现。 此外,放大电路可以提供每个差分对的各个输入电压的缩放。 此外,双差分对放大器可以并入缓冲放大器配置中以接收带隙参考电压并提供缓冲输出,或者与带隙参考电路集成到放大器电路中。
    • 27. 发明授权
    • Method of curvature compensation, offset compensation, and capacitance
trimming of a switched capacitor band gap reference
    • 开关电容带隙参考的曲率补偿,偏移补偿和电容微调方法
    • US6060874A
    • 2000-05-09
    • US359251
    • 1999-07-22
    • Jerry L. Doorenbos
    • Jerry L. Doorenbos
    • G05F3/30G05F3/16
    • G05F3/30Y10S323/907
    • Curvature in a reference voltage produced by a switched capacitor band gap reference circuit is compensated by producing a first .DELTA.V.sub.BE voltage by causing first and second PTAT/R currents to flow through a first .DELTA.V.sub.BE -generating circuit. The first .DELTA.V.sub.BE voltage is applied to a first terminal of a first capacitor having a second terminal coupled to a summing conductor of an operational amplifier producing the reference voltage. A second .DELTA.V.sub.BE voltage is produced by causing a third PTAT/R current and a fourth current to flow through a second .DELTA.V.sub.BE -generating circuit. The second .DELTA.V.sub.BE voltage is applied to a first terminal or a second capacitor having a second terminal coupled to the summing conductor. First and second charges are transferred from the first and second capacitors through the summing conductor into a feedback capacitor coupled between the summing conductor and an output of the operational amplifier to produce the compensated reference voltage on the output of the operational amplifier. A technique of storing a voltage on the feedback capacitor equal to a V.sub.BE voltage minus a voltage on the summing conductor during a charging phase, and then connecting the feedback capacitor between the summing conductor and the output of the operational amplifier cancels the offset voltage of the amplifier.
    • 通过使第一和第二PTAT / R电流流过第一DELTA VBE生成电路来产生第一DELTA VBE电压来补偿由开关电容器带隙基准电路产生的参考电压中的曲率。 第一DELTA VBE电压被施加到具有耦合到产生参考电压的运算放大器的求和导体的第二端子的第一电容器的第一端子。 通过使第三PTAT / R电流和第四电流流过第二DELTA VBE发生电路来产生第二DELTA VBE电压。 第二DELTA VBE电压被施加到具有耦合到求和导体的第二端子的第一端子或第二电容器。 第一和第二电荷从第一和第二电容器通过求和导体转移到耦合在求和导体和运算放大器的输出之间的反馈电容器,以在运算放大器的输出端产生补偿参考电压。 将在反馈电容器上的电压等于VBE电压减去在充电阶段期间的求和导体上的电压,然后在求和导体和运算放大器的输出端之间连接反馈电容器的技术抵消了 放大器
    • 28. 发明申请
    • Circuitry and method for preventing base-emitter junction reverse bias in comparator differential input transistor pair
    • 用于防止比较器差分输入晶体管对中的基极 - 发射极结反向偏置的电路和方法
    • US20120025890A1
    • 2012-02-02
    • US12804658
    • 2010-07-27
    • Jerry L. DoorenbosSudarshan Udayashankar
    • Jerry L. DoorenbosSudarshan Udayashankar
    • H03K5/08
    • H03K5/08
    • A differential input circuit (1-1) includes first (Q0) and second (Q1) input transistors having control electrodes coupled to first (Vin+) and second (Vin−) input signals, respectively. A pass transistor (P3) is coupled between first electrodes of the first and second input transistors. First (N1) and second (N2) level shift transistors have control electrodes coupled to the first and second input signals, respectively. A voltage selector circuit (22) selects a voltage on a first electrode of one of the first and second level shift transistors according to which is at a higher voltage, and produces a corresponding control voltage (V19) on a control electrode of the pass transistor so as to limit a voltage difference between the first electrode and the control electrode of the first input transistor (Q0) when it is turned off in response to a large difference between the first and second input signals.
    • 差分输入电路(1-1)包括分别与第一(Vin +)和第二(Vin-)输入信号耦合的控制电极的第一(Q0)和第二(Q1)输入晶体管。 传输晶体管(P3)耦合在第一和第二输入晶体管的第一电极之间。 第一(N1)和第二(N2)电平移位晶体管分别具有耦合到第一和第二输入信号的控制电极。 电压选择器电路22选择第一和第二电平移位晶体管中的一个的第一电极上的电压,该电压处于较高电压,并且在传输晶体管的控制电极上产生相应的控制电压(V19) 以便响应于第一和第二输入信号之间的大的差异来限制第一输入晶体管(Q0)的第一电极和控制电极关断时的电压差。
    • 29. 发明申请
    • Bandgap reference circuit and method
    • 带隙参考电路和方法
    • US20110260708A1
    • 2011-10-27
    • US12799288
    • 2010-04-21
    • Dimitar T. TrifonovJerry L. Doorenbos
    • Dimitar T. TrifonovJerry L. Doorenbos
    • G05F3/16
    • G05F3/30H03F1/303H03F2200/447
    • A circuit for generating a band gap reference voltage (VREF) includes circuitry (I3×7) for supplying a first current to a first conductor (NODE1) and a second current to a second conductor (NODE2). The first conductor is successively coupled to a plurality of diodes (Q0×16), respectively, in response to a digital signal (CTL-VBE) to cause the first current to successively flow into selected diodes. The second conductor is coupled to collectors of the diodes which are not presently coupled to the first conductor. The diodes are successively coupled to the first conductor so that the first current causes the diodes, respectively, to produce relatively large VBE voltages on the first conductor and the second current causes sets of the diodes not coupled to the first conductor to produce relatively small VBE voltages on the second conductor. The relatively large and small VBE voltages provide differential band gap charges (QCA-QCB) which are averaged to provide a stable band gap reference voltage (VREF).
    • 用于产生带隙参考电压(VREF)的电路包括用于向第一导体(NODE1)提供第一电流的电路(I3×7)和向第二导体(NODE2)提供第二电流的电路。 第一导体响应于数字信号(CTL-VBE)分别依次耦合到多个二极管(Q0×16),以使第一电流连续地流入选定的二极管。 第二导体耦合到当前不耦合到第一导体的二极管的集电极。 二极管连续地耦合到第一导体,使得第一电流分别导致二极管在第一导体上产生相对较大的VBE电压,并且第二电流使得未耦合到第一导体的二极管组产生相对较小的VBE 第二导体上的电压。 相对较大和较小的VBE电压提供差分带隙电荷(QCA-QCB),其被平均以提供稳定的带隙参考电压(VREF)。