专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US09110878B2 Use of a warning track interruption facility by a program 有权
公开(公告)号：US09110878B2
公开(公告)日：2015-08-18
申请号：US13352514
申请日：2012-01-18
申请人： Mark S. Farrell , Charles W. Gainey, Jr. , Jeffrey P. Kubala , James H. Mulder , Bernard Pierce , Robert R. Rogers , Donald W. Schmidt
发明人： Mark S. Farrell , Charles W. Gainey, Jr. , Jeffrey P. Kubala , James H. Mulder , Bernard Pierce , Robert R. Rogers , Donald W. Schmidt
IPC分类号： G06F3/00 , G06F9/455 , G06F9/54 , G06F13/24
CPC分类号： G06F13/24 , G06F9/54 , G06F9/542
摘要： A program (e.g., an operating system) is provided a warning that it has a grace period in which to perform a function, such as cleanup (e.g., complete, stop and/or move a dispatchable unit). The program is being warned, in one example, that it is losing access to its shared resources. For instance, in a virtual environment, a guest program is warned that it is about to lose its central processing unit resources, and therefore, it is to perform a function, such as cleanup.

22. 发明授权

US09104508B2 Providing by one program to another program access to a warning track facility 有权
标题翻译：通过一个程序提供另一个程序访问警告轨道设施
公开(公告)号：US09104508B2
公开(公告)日：2015-08-11
申请号：US13352518
申请日：2012-01-18
申请人： Mark S. Farrell , Charles W. Gainey, Jr. , Jeffrey P. Kubala , James H. Mulder , Bernard Pierce , Robert R. Rogers , Donald W. Schmidt
发明人： Mark S. Farrell , Charles W. Gainey, Jr. , Jeffrey P. Kubala , James H. Mulder , Bernard Pierce , Robert R. Rogers , Donald W. Schmidt
IPC分类号： G06F3/00 , G06F9/54
CPC分类号： G06F9/542 , G06F9/45558 , G06F9/4887 , G06F9/5038 , G06F2009/45579
摘要： A program (e.g., an operating system) is provided a warning that it has a grace period in which to perform a function, such as cleanup (e.g., complete, stop and/or move a dispatchable unit). The program is being warned, in one example, that it is losing access to its shared resources. For instance, in a virtual environment, a guest program is warned that it is about to lose its central processing unit resources, and therefore, it is to perform a function, such as cleanup.
摘要翻译：提供程序（例如，操作系统）警告其具有执行诸如清理（例如，完成，停止和/或移动可分派单元）的功能的宽限期。在一个示例中，该程序正在被警告，它正在失去对其共享资源的访问。例如，在虚拟环境中，客户程序被警告，即将要丢失其中央处理单元的资源，因此它将执行诸如清理的功能。

23. 发明授权

US09329861B2 Convert to zoned format from decimal floating point format 有权
公开(公告)号：US09329861B2
公开(公告)日：2016-05-03
申请号：US13339526
申请日：2011-12-29
申请人： Steven R. Carlough , Reid T. Copeland , Charles W. Gainey, Jr. , Marcel Mitran , Eric M. Schwarz , Timothy J. Slegel
发明人： Steven R. Carlough , Reid T. Copeland , Charles W. Gainey, Jr. , Marcel Mitran , Eric M. Schwarz , Timothy J. Slegel
IPC分类号： G06F9/30
CPC分类号： G06F9/30181 , G06F7/483 , G06F9/3001 , G06F9/30025 , G06F9/30036 , G06F9/30098
摘要： Machine instructions, referred to herein as a long Convert from Zoned instruction (CDZT) and extended Convert from Zoned instruction (CXZT), are provided that read EBCDIC or ASCII data from memory, convert it to the appropriate decimal floating point format, and write it to a target floating point register or floating point register pair. Further, machine instructions, referred to herein as a long Convert to Zoned instruction (CZDT) and extended Convert to Zoned instruction (CZXT), are provided that convert a decimal floating point (DFP) operand in a source floating point register or floating point register pair to EBCDIC or ASCII data and store it to a target memory location.

24. 发明授权

US08478915B2 Determining extended capability of a channel path 有权
标题翻译：确定通道路径的扩展能力
公开(公告)号：US08478915B2
公开(公告)日：2013-07-02
申请号：US12030912
申请日：2008-02-14
申请人： Charles W. Gainey, Jr. , Daniel F. Casper
发明人： Charles W. Gainey, Jr. , Daniel F. Casper
IPC分类号： G06F3/00 , G06F13/12 , G06F13/00 , H04L12/28 , H04J3/00
CPC分类号： G06F13/4022 , G06F3/00 , G06F3/002 , G06F3/0635 , G06F13/12 , G06F13/4282 , G06F2213/4004
摘要： A computer program product, apparatus, and method for determining extended capability of a channel path in an I/O processing system are provided. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes receiving a request to provide a channel path description for a channel path, where the channel path includes a channel coupled to a control unit. The method further includes outputting the channel path description for the channel path in response to the request. The channel path description includes a descriptor indicating that the channel path supports a link protocol for commanding an I/O operation, and an extension support indicator specifying whether the channel path supports an extension to the link protocol.
摘要翻译：提供了一种用于确定I / O处理系统中的信道路径的扩展能力的计算机程序产品，装置和方法。计算机程序产品包括可由处理电路读取的有形存储介质，并且存储由处理电路执行以执行方法的指令。该方法包括接收为信道路径提供信道路径描述的请求，其中信道路径包括耦合到控制单元的信道。该方法还包括响应于该请求而输出用于信道路径的信道路径描述。信道路径描述包括指示信道路径支持用于命令I / O操作的链路协议的描述符，以及指定信道路径是否支持对链路协议的扩展的扩展支持指示符。

25. 发明授权

US08316172B2 Interruption facility for adjunct processor queues 有权
标题翻译：辅助处理器队列的中断设施
公开(公告)号：US08316172B2
公开(公告)日：2012-11-20
申请号：US13196986
申请日：2011-08-03
申请人： Charles W. Gainey, Jr. , Klaus Meissner , Damian L. Osisek , Klaus Werner
发明人： Charles W. Gainey, Jr. , Klaus Meissner , Damian L. Osisek , Klaus Werner
IPC分类号： G06F13/24
CPC分类号： G06F13/24
摘要： Interruption facility for adjunct processor queues. In response to a queue transitioning from a no replies pending state to a reply pending state, an interruption is initiated. This interruption signals to a processor that a reply to a request is waiting on the queue. In order for the queue to take advantage of the interruption capability, it is enabled for interruptions.
摘要翻译：辅助处理器队列的中断设施。响应于队列从无应答等待状态转移到回复挂起状态，发起中断。该中断向处理器通知对请求的响应在队列上等待。为了使队列利用中断能力，它可以被中断。

26. 发明授权

US08239649B2 Clearing guest frames absent paging-in to host main storage 有权
标题翻译：清除没有寻呼到主机主存储的客机帧
公开(公告)号：US08239649B2
公开(公告)日：2012-08-07
申请号：US13292160
申请日：2011-11-09
申请人： Charles W. Gainey, Jr. , Dan F. Greiner , Lisa Cranton Heller , Damian L. Osisek , Gustav E. Sittmann, III , Cynthia Sittmann, legal representative
发明人： Charles W. Gainey, Jr. , Dan F. Greiner , Lisa Cranton Heller , Damian L. Osisek , Gustav E. Sittmann, III
IPC分类号： G06F13/00
CPC分类号： G06F9/30043 , G06F3/0604 , G06F3/0605 , G06F3/0644 , G06F3/0652 , G06F3/0664 , G06F3/0673 , G06F9/30003 , G06F9/30098 , G06F9/30101 , G06F9/30145 , G06F9/45537 , G06F9/45545 , G06F9/45558 , G06F12/023 , G06F12/08 , G06F12/0891 , G06F12/1009 , G06F2009/45583 , G06F2212/1041 , G06F2212/151 , G06F2212/656 , G06F2212/657 , G06F2212/69
摘要： Optimizations are provided for frame management operations, including a clear operation and/or a set storage key operation, requested by pageable guests. The operations are performed, absent host intervention, on frames not resident in host memory. The operations may be specified in an instruction issued by the pageable guests.
摘要翻译：为框架管理操作提供优化，包括可分页访客请求的清晰操作和/或设置的存储密钥操作。在没有驻留在主机内存中的帧上，执行操作，而不需要主机干预。操作可以在可分页客人发出的指令中指定。

27. 发明授权

US08019922B2 Interruption facility for adjunct processor queues 有权
标题翻译：辅助处理器队列的中断设施
公开(公告)号：US08019922B2
公开(公告)日：2011-09-13
申请号：US12254892
申请日：2008-10-21
申请人： Charles W. Gainey, Jr. , Klaus Meissner , Damian L. Osisek , Klaus Werner
发明人： Charles W. Gainey, Jr. , Klaus Meissner , Damian L. Osisek , Klaus Werner
IPC分类号： G06F13/24
CPC分类号： G06F13/24
摘要： Interruption facility for adjunct processor queues. In response to a queue transitioning from a no replies pending state to a reply pending state, an interruption is initiated. This interruption signals to a processor that a reply to a request is waiting on the queue. In order for the queue to take advantage of the interruption capability, it is enabled for interruptions.
摘要翻译：辅助处理器队列的中断设施。响应于队列从无应答等待状态转移到回复挂起状态，发起中断。该中断向处理器通知对请求的响应在队列上等待。为了使队列利用中断能力，它可以被中断。

28. 发明授权

US07940785B2 Ethernet adapter packet management 失效
标题翻译：以太网适配器包管理
公开(公告)号：US07940785B2
公开(公告)日：2011-05-10
申请号：US11621097
申请日：2007-01-08
申请人： Charles W. Gainey, Jr. , Colin B. Verrilli
发明人： Charles W. Gainey, Jr. , Colin B. Verrilli
IPC分类号： H04L12/56
CPC分类号： H04L49/90 , H04L47/50 , H04L47/621 , H04L49/30 , H04L49/3009 , H04L49/351 , H04L49/901
摘要： A method, computer program product, and system for managing packets received by an Ethernet adapter shared by a plurality of threads are provided. The method, computer program product, and system provide for a first function operable to add a connection to a connection table of the Ethernet adapter and associate the connection with a queue pair and a second function operable to remove the connection from the connection table of the Ethernet adapter, wherein the Ethernet adapter is operable to route any packet corresponding to the connection received by the Ethernet adapter to the queue pair associated with the connection responsive to the connection being in the connection table.
摘要翻译：提供了一种用于管理由多个线程共享的以太网适配器接收的分组的方法，计算机程序产品和系统。所述方法，计算机程序产品和系统提供第一功能，其可操作以向所述以太网适配器的连接表添加连接，并将所述连接与队列对相关联，以及可操作以从所述连接表移除所述连接的第二功能以太网适配器，其中所述以太网适配器可操作以响应于连接在所述连接表中，将对应于由所述以太网适配器接收的连接的任何分组路由到与所述连接相关联的队列对。

29. 发明授权

US07234037B2 Memory mapped Input/Output operations 有权
标题翻译：内存映射输入/输出操作
公开(公告)号：US07234037B2
公开(公告)日：2007-06-19
申请号：US10723044
申请日：2003-11-25
申请人： Richard K. Errickson , Mark S. Farrell , Charles W. Gainey, Jr. , Thomas A. Gregg , Carol B. Hernandez , Donald W. Schmidt
发明人： Richard K. Errickson , Mark S. Farrell , Charles W. Gainey, Jr. , Thomas A. Gregg , Carol B. Hernandez , Donald W. Schmidt
IPC分类号： G06F9/34
CPC分类号： G06F12/1475 , G06F9/30003 , G06F9/342 , G06F12/063
摘要： A method of performing memory mapped input output operations to an alternate address space comprising: establishing a first instruction directed to a first memory mapped input output alternate address space associated with an adapter to store data in accordance with a definition of a z/Architecture; establishing a second instruction directed to the first memory mapped input output alternate address space associated with an adapter to load data in accordance with the definition(s) of the z/Architecture; and wherein a process issues at least one of the first instruction and the second instruction and thereby causes execution of at least one of the store and load with the first alternate address space.
摘要翻译：一种向备用地址空间执行存储器映射输入输出操作的方法，包括：根据z / Architecture的定义，建立指向与适配器相关联的第一存储器映射输入输出备用地址空间的第一指令以存储数据; 建立指向与适配器相关联的第一存储器映射输入输出备用地址空间的第二指令，以根据z / Architecture的定义加载数据; 并且其中，处理发出所述第一指令和所述第二指令中的至少一个，从而使得所述存储器和所述负载中的至少一个与所述第一备用地址空间一起执行。

30. 发明授权

US5349675A System for directly displaying remote screen information and providing simulated keyboard input by exchanging high level commands 失效
标题翻译：用于直接显示远程屏幕信息并通过交换高级命令提供模拟键盘输入的系统
公开(公告)号：US5349675A
公开(公告)日：1994-09-20
申请号：US577967
申请日：1990-09-04
申请人： Arthur K. Fitzgerald , Charles W. Gainey, Jr. , William K. Kelley , Samuel L. Wentz
发明人： Arthur K. Fitzgerald , Charles W. Gainey, Jr. , William K. Kelley , Samuel L. Wentz
IPC分类号： G06F13/00 , G06F15/16 , G06F15/177 , H04L29/00
CPC分类号： H04L29/00
摘要： A computer network has a first computer which is locally coupled to a second computer. The first computer controls operation of the second computer according to a plurality of high level commands obtained from a third computer at a central station. The third computer includes apparatus for receiving the high level commands either from a program running on the third computer or an operator interface on the third computer. A communication facility is provided between the third computer and the first computer to transmit the high level commands to the first computer. The first computer includes a plurality of relatively low level programs corresponding respectively to the plurality of high level operation commands. Each of the low level programs implements the corresponding high level command to control operation of the first computer. The first computer also includes means for selecting the corresponding low level program in response to receipt of the high level command. One of the high level commands is Activate, and the corresponding low level program implements power on, initial microprogram load, and initial program load on the second computer in response to the Activate command.
摘要翻译：计算机网络具有本地耦合到第二计算机的第一计算机。第一计算机根据从中央站的第三计算机获得的多个高级命令来控制第二计算机的操作。第三计算机包括用于从在第三计算机上运行的程序或第三计算机上的操作员界面接收高级命令的装置。在第三计算机和第一计算机之间提供通信设施以将高级命令传送到第一计算机。第一计算机包括分别对应于多个高级操作命令的多个相对低级的程序。每个低级程序都执行相应的高级命令来控制第一台计算机的操作。第一计算机还包括响应于接收到高电平命令来选择相应的低电平程序的装置。高级命令之一是激活，相应的低级程序响应于激活命令，在第二台计算机上实现上电，初始微程序加载和初始程序加载。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式