会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 13. 发明授权
    • VSB modulator input interfrace using simple standard
    • VSB调制器输入间隔采用SMPTE标准
    • US5825778A
    • 1998-10-20
    • US725870
    • 1996-10-04
    • Raymond C. Hauge
    • Raymond C. Hauge
    • H04R11/04
    • H04R11/04
    • An interface for coupling 19.39 MHz serial packetized transport data in MPEG form to parallel transport data having a maximum symbol rate of 10.76 megasymbols per second. The incoming data includes filler packets to assure that the input bit rate is always in excess of a nominal bit rate. A serial/parallel decoder generates packetized parallel data which is applied to a packet remover. A buffer of multi packet capacity is periodically read to determine its fullness. Packets are removed as required to maintain the desired input bit rate. The buffer supplies a filler packet inserter that is also operated in accordance with the buffer fullness to assure an optimized output packetized data stream of symbols that does not exceed a maximum symbol rate.
    • 用于将19.39MHz串行分组化的传输数据以MPEG形式耦合到具有最大符号率为10.76兆协议每秒的并行传输数据的接口。 输入数据包括填充分组,以确保输入比特率总是超过标称比特率。 串行/并行解码器产生应用于分组去除器的分组并行数据。 定期读取多包容量的缓冲区以确定其丰满度。 根据需要删除数据包以保持所需的输入比特率。 缓冲器提供填充分组插入器,其还根据缓冲器充满度来操作,以确保不超过最大符号速率的优化的输出分组化符号数据流。