专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US06467007B1 Processor reset generated via memory access interrupt 失效
标题翻译：通过存储器访问中断产生处理器复位
公开(公告)号：US06467007B1
公开(公告)日：2002-10-15
申请号：US09314769
申请日：1999-05-19
申请人： Troy David Armstrong , William Joseph Armstrong , Naresh Nayar , Kenneth Charles Vossen
发明人： Troy David Armstrong , William Joseph Armstrong , Naresh Nayar , Kenneth Charles Vossen
IPC分类号： G06F1324
CPC分类号： G06F11/0712 , G06F1/24 , G06F11/073 , G06F11/0793
摘要： An apparatus, program product, and method utilize a memory access interrupt to effect a reset of a processor in a multi-processor environment. Specifically, a source processor is permitted to initiate a reset of a target processor simply by generating both a reset request and a memory access interrupt for the target processor. The target processor is then specifically configured to detect the presence of a pending reset request during handing of the memory access interrupt, such that the target processor will perform a reset operation responsive to detection of such a request.
摘要翻译：一种装置，程序产品和方法利用存储器访问中断来实现多处理器环境中的处理器的复位。具体来说，源处理器被简单地通过产生目标处理器的复位请求和存储器访问中断来允许目标处理器的复位。然后，目标处理器被特别地配置成在处理存储器访问中断期间检测到待处理复位请求的存在，使得目标处理器将响应于对这种请求的检测而执行复位操作。

12. 发明授权

US08209692B2 Deallocation of computer data in a multithreaded computer 失效
标题翻译：多线程计算机中计算机数据的分配
公开(公告)号：US08209692B2
公开(公告)日：2012-06-26
申请号：US11926967
申请日：2007-10-29
申请人： William Joseph Armstrong , Peter Joseph Heyrman , Naresh Nayar
发明人： William Joseph Armstrong , Peter Joseph Heyrman , Naresh Nayar
IPC分类号： G06F9/46
CPC分类号： G06F9/52 , G06F9/5016 , G06F9/5022 , Y10S707/99953 , Y10S707/99957
摘要： An apparatus, program product and method support the deallocation of a data structure in a multithreaded computer without requiring the use of computationally expensive semaphores or spin locks. Specifically, access to a data structure is governed by a shared pointer that, when a request is received to deallocate the data structure, is initially set to a value that indicates to any thread that later accesses the pointer that the data structure is not available. In addition, to address any thread that already holds a copy of the shared pointer, and thus is capable of accessing the data structure via the shared pointer after the initiation of the request, all such threads are monitored to determine whether any thread is still using the shared pointer by determining whether any thread is executing program code that is capable of using the shared pointer to access the data structure. Once this condition is met, it is ensured that no thread can potentially access the data structure via the shared pointer, and as such, the data structure may then be deallocated.
摘要翻译：一种装置，程序产品和方法支持多线程计算机中数据结构的释放，而不需要使用计算上昂贵的信号量或旋转锁。具体来说，访问数据结构由共享指针控制，当接收到请求以解除分配数据结构时，共享指针最初被设置为指示稍后访问指针的任何线程数据结构不可用的值。此外，为了解决已经拥有共享指针的副本的任何线程，并且因此能够在请求启动之后通过共享指针访问数据结构，所有这些线程被监视以确定是否有任何线程仍在使用该共享指针通过确定任何线程是否正在执行能够使用共享指针来访问数据结构的程序代码。一旦满足此条件，就确保没有线程可以通过共享指针潜在地访问数据结构，因此可以解除分配数据结构。

13. 发明授权

US08019962B2 System and method for tracking the memory state of a migrating logical partition 有权
标题翻译：用于跟踪迁移逻辑分区的内存状态的系统和方法
公开(公告)号：US08019962B2
公开(公告)日：2011-09-13
申请号：US11735809
申请日：2007-04-16
申请人： William Joseph Armstrong , Michael J. Corrigan , Stuart Zachary Jacobs , David Anthony Larson , Naresh Nayar , Wade Byron Ouren
发明人： William Joseph Armstrong , Michael J. Corrigan , Stuart Zachary Jacobs , David Anthony Larson , Naresh Nayar , Wade Byron Ouren
IPC分类号： G06F12/00
CPC分类号： G06F12/10 , G06F9/4856 , G06F9/5077 , G06F12/08 , G06F12/1036 , G06F12/109
摘要： An apparatus, program product and method for tracking the state of a migrating logical partition. Embodiments may use the state to determine the readiness and/or appropriateness of a page of the logical partition for transferring. The state may include a value or other data used to track changes affecting the page or the relative ease and/or appropriateness of migrating the page. A page manager table with entries corresponding to the state of each page of the logical partition may be used to track the state while the logical partition continues to run during a migration.
摘要翻译：用于跟踪迁移逻辑分区的状态的装置，程序产品和方法。实施例可以使用该状态来确定用于传送的逻辑分区的页面的准备和/或适当性。状态可以包括用于跟踪影响页面的变化的值或其他数据，或迁移页面的相对容易度和/或适当性。可以使用具有与逻辑分区的每个页面的状态对应的条目的页面管理器表来跟踪状态，同时逻辑分区在迁移期间继续运行。

14. 发明申请

US20080134188A1 DEALLOCATION OF COMPUTER DATA IN A MULTITHREADED COMPUTER 失效
公开(公告)号：US20080134188A1
公开(公告)日：2008-06-05
申请号：US11970816
申请日：2008-01-08
申请人： William Joseph Armstrong , Peter Joseph Heyrman , Naresh Nayar
发明人： William Joseph Armstrong , Peter Joseph Heyrman , Naresh Nayar
IPC分类号： G06F9/46
CPC分类号： G06F9/52 , G06F9/5016 , G06F9/5022 , Y10S707/99953 , Y10S707/99957
摘要： An apparatus, program product and method support the deallocation of a data structure in a multithreaded computer without requiring the use of computationally expensive semaphores or spin locks. Specifically, access to a data structure is governed by a shared pointer that, when a request is received to deallocate the data structure, is initially set to a value that indicates to any thread that later accesses the pointer that the data structure is not available. In addition, to address any thread that already holds a copy of the shared pointer, and thus is capable of accessing the data structure via the shared pointer after the initiation of the request, all such threads are monitored to determine whether any thread is still using the shared pointer by determining whether any thread is executing program code that is capable of using the shared pointer to access the data structure. Once this condition is met, it is ensured that no thread can potentially access the data structure via the shared pointer, and as such, the data structure may then be deallocated.

15. 发明申请

US20060206891A1 System and method of maintaining strict hardware affinity in a virtualized logical partitioned (LPAR) multiprocessor system while allowing one processor to donate excess processor cycles to other partitions when warranted 审中-公开
标题翻译：在虚拟化逻辑分区（LPAR）多处理器系统中保持严格的硬件亲和性的系统和方法，同时允许一个处理器在保证时向其他分区捐赠多余的处理器周期
公开(公告)号：US20060206891A1
公开(公告)日：2006-09-14
申请号：US11077324
申请日：2005-03-10
申请人： William Joseph Armstrong , Timothy Richard Marchini , Naresh Nayar , Bret Ronald Olszewski , Mysore Sathyanarayana Srinivas
发明人： William Joseph Armstrong , Timothy Richard Marchini , Naresh Nayar , Bret Ronald Olszewski , Mysore Sathyanarayana Srinivas
IPC分类号： G06F9/455
CPC分类号： G06F9/45537
摘要： A system, computer program product and method of logically partitioning a multiprocessor system are provided. The system is first partitioned into a plurality of partitions and each partition is assigned a percentage of the resources of the system. However, to provide the system with virtual machine capability, virtual resources, rather than physical resources, are assigned to the partitions. The virtual resources are mapped and bound to the physical resources that are available in the system. Because of the virtual machine capability of the system, logical partitions that are in need of resources that are assigned to other partitions are allowed to use those resources if the resources are idle.
摘要翻译：提供了一种逻辑划分多处理器系统的系统，计算机程序产品和方法。该系统首先被划分成多个分区，并且每个分区被分配一部分系统的资源。然而，为了向系统提供虚拟机能力，将虚拟资源而不是物理资源分配给分区。虚拟资源被映射并绑定到系统中可用的物理资源。由于系统的虚拟机能力，如果资源空闲，则允许需要分配给其他分区的资源的逻辑分区使用这些资源。

16. 发明授权

US06957435B2 Method and apparatus for allocating processor resources in a logically partitioned computer system 有权
标题翻译：在逻辑分区计算机系统中分配处理器资源的方法和装置
公开(公告)号：US06957435B2
公开(公告)日：2005-10-18
申请号：US09838057
申请日：2001-04-19
申请人： William Joseph Armstrong , Mark Gregory Manges , Naresh Nayar , Jeffrey Jay Scheel , Craig Alden Wilcox
发明人： William Joseph Armstrong , Mark Gregory Manges , Naresh Nayar , Jeffrey Jay Scheel , Craig Alden Wilcox
IPC分类号： G06F9/50 , G06F9/46
CPC分类号： G06F9/5077 , G06F2209/5012
摘要： A processor allocation mechanism for a logically partitionable computer system allows an administrator to specify processing capability allocable to each partition as an equivalent number of processors, where the processing capability may be specified as a non-integer value. This processing capability value is unaffected by changes to the processing capability values of other partitions. The administrator may designate multiple sets of processors, assigning each physical processor of the system to a respective processor set. Each logical partition is constrained to execute in an assigned processor set, which may be shared by more than one partition. Preferably, the administrator may designate a logical partition as either capped, meaning that a partition can not use excess idle capacity of the processors, or uncapped, meaning that it can.
摘要翻译：用于逻辑可分割计算机系统的处理器分配机制允许管理员将可分配给每个分区的处理能力指定为等效数量的处理器，其中处理能力可以被指定为非整数值。该处理能力值不受其他分区的处理能力值的更改的影响。管理员可以指定多组处理器，将系统的每个物理处理器分配给相应的处理器集。每个逻辑分区被限制为在分配的处理器集中执行，分配的处理器集可由多于一个的分区共享。优选地，管理员可以将逻辑分区指定为加盖的，这意味着分区不能使用处理器的多余的空闲容量，或者是无盖的，意味着它可以。

17. 发明授权

US07849347B2 System and method for updating a time-related state of a migrating logical partition 有权
标题翻译：用于更新迁移逻辑分区的时间相关状态的系统和方法
公开(公告)号：US07849347B2
公开(公告)日：2010-12-07
申请号：US11735750
申请日：2007-04-16
申请人： William Joseph Armstrong , Adam Charles Lange-Pearson , Naresh Nayar
发明人： William Joseph Armstrong , Adam Charles Lange-Pearson , Naresh Nayar
IPC分类号： G06F1/00
CPC分类号： G06F9/4856
摘要： An apparatus, program product and method for automatically and transparently determining the time required to migrate a logical partition. This determined latency may be used to update clocks and other time-related values of the migrated logical partition.
摘要翻译：一种用于自动和透明地确定迁移逻辑分区所需时间的设备，程序产品和方法。该确定的延迟可用于更新迁移的逻辑分区的时钟和其他时间相关值。

18. 发明申请

US20090144737A1 DYNAMIC SWITCHING OF MULTITHREADED PROCESSOR BETWEEN SINGLE THREADED AND SIMULTANEOUS MULTITHREADED MODES 有权
标题翻译：单螺纹和同时多路模式之间的多处理器的动态切换
公开(公告)号：US20090144737A1
公开(公告)日：2009-06-04
申请号：US12358405
申请日：2009-01-23
申请人： William Joseph Armstrong , Bruce G. Mealey , Naresh Nayar , Balaram Sinharoy
发明人： William Joseph Armstrong , Bruce G. Mealey , Naresh Nayar , Balaram Sinharoy
IPC分类号： G06F9/44 , G06F9/38
CPC分类号： G06F9/4812 , G06F9/30189 , G06F9/3851 , G06F9/485
摘要： An apparatus and program product utilize a multithreaded processor having at least one hardware thread among a plurality of hardware threads that is capable of being selectively activated and deactivated responsive to a control circuit. The control circuit additionally provides the capability of controlling how an inactive thread can be activated after the thread has been deactivated, e.g., by enabling or disabling reactivation in response to an interrupt.
摘要翻译：一种装置和程序产品利用多线程处理器，其具有能够响应于控制电路选择性地激活和去激活的多个硬件线程中的至少一个硬件线程。控制电路另外提供了控制如何在线程被去激活之后如何激活非活动线程的能力，例如通过启用或禁用响应于中断的重新激活。

19. 发明申请

US20080256321A1 System and Method for Tracking the Memory State of a Migrating Logical Partition 有权
标题翻译：跟踪迁移逻辑分区的内存状态的系统和方法
公开(公告)号：US20080256321A1
公开(公告)日：2008-10-16
申请号：US11735809
申请日：2007-04-16
申请人： William Joseph Armstrong , Michael J. Corrigan , Stuart Zachary Jacobs , David Anthony Larson , Naresh Nayar , Wade Byron Ouren
发明人： William Joseph Armstrong , Michael J. Corrigan , Stuart Zachary Jacobs , David Anthony Larson , Naresh Nayar , Wade Byron Ouren
IPC分类号： G06F12/00
CPC分类号： G06F12/10 , G06F9/4856 , G06F9/5077 , G06F12/08 , G06F12/1036 , G06F12/109
摘要： An apparatus, program product and method for tracking the state of a migrating logical partition. Embodiments may use the state to determine the readiness and/or appropriateness of a page of the logical partition for transferring. The state may include a value or other data used to track changes affecting the page or the relative ease and/or appropriateness of migrating the page. A page manager table with entries corresponding to the state of each page of the logical partition may be used to track the state while the logical partition continues to run during a migration.
摘要翻译：用于跟踪迁移逻辑分区的状态的装置，程序产品和方法。实施例可以使用该状态来确定用于传送的逻辑分区的页面的准备和/或适当性。状态可以包括用于跟踪影响页面的变化的值或其他数据，或迁移页面的相对容易度和/或适当性。可以使用具有与逻辑分区的每个页面的状态对应的条目的页面管理器表来跟踪状态，同时逻辑分区在迁移期间继续运行。

20. 发明授权

US07428485B2 System for yielding to a processor 失效
标题翻译：用于屈服于处理器的系统
公开(公告)号：US07428485B2
公开(公告)日：2008-09-23
申请号：US09939232
申请日：2001-08-24
申请人： William Joseph Armstrong , Chris Francois , Naresh Nayar
发明人： William Joseph Armstrong , Chris Francois , Naresh Nayar
IPC分类号： G06F9/44
CPC分类号： G06F9/4843 , G06F9/4881 , G06F9/5077
摘要： An apparatus, program product and method for coordinating the distribution of CPUs as among logically-partitioned virtual processors. A virtual processor may yield a CPU to precipitate an occurrence upon which its own execution may be predicated. As such, program code may dispatch the surrendered CPU to a designated virtual processor.
摘要翻译：用于协调在逻辑分区虚拟处理器之间分配CPU的装置，程序产品和方法。虚拟处理器可能会产生一个CPU来沉淀其本身可执行的事件。因此，程序代码可以将投降的CPU分派到指定的虚拟处理器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式