专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US5909331A Synchronous read channel sintegrated circuit employing a fault tolerant sync mark detector and method for recovering an undetectable sync mark 失效
标题翻译：采用容错同步标记检测器的同步读通道整合电路和用于恢复不可检测的同步标记的方法
公开(公告)号：US5909331A
公开(公告)日：1999-06-01
申请号：US823393
申请日：1997-03-19
申请人： Richard T. Behrens , Trent O. Dudley , Neal Glover
发明人： Richard T. Behrens , Trent O. Dudley , Neal Glover
IPC分类号： G11B5/012 , G11B5/09 , G11B20/10 , G11B20/12 , G11B20/14 , G11B20/18 , G11B27/30 , H03M13/31
CPC分类号： G11B20/10055 , G11B20/10 , G11B20/10009 , G11B20/1403 , G11B20/1426 , G11B20/18 , G11B27/3027 , G11B5/012 , G11B5/09 , H03M13/31 , G11B20/1258 , G11B2020/1476
摘要： A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector. The read channel further employs an error tolerant sync mark detector, as well as a sync mark recovery procedure for synchronizing to the data when the sync mark is destroyed by a defect.
摘要翻译：公开了一种同步读通道，其从位于磁盘介质上的磁读头读取模拟读信号，根据所需的部分响应对采样值进行滤波，从滤波后的采样值中提取定时信息，并检测估计数据序列使用离散时间序列检测器从滤波后的样本值。读通道还采用容错同步标记检测器，以及当同步标记被缺陷破坏时同步到数据的同步标记恢复过程。

12. 发明授权

US5583706A Decimation DC offset control in a sampled amplitude read channel 失效
标题翻译：抽取采样幅度读通道中的直流偏移控制
公开(公告)号：US5583706A
公开(公告)日：1996-12-10
申请号：US341723
申请日：1994-11-17
申请人： Trent O. Dudley , William G. Gliss , Richard T. Behems , David R. Welland
发明人： Trent O. Dudley , William G. Gliss , Richard T. Behems , David R. Welland
IPC分类号： G11B19/04 , G11B20/10 , G11B20/14 , G11B5/09
CPC分类号： G11B20/10055 , G11B20/10009 , G11B20/10037 , G11B20/1403 , G11B19/04
摘要： In a sampled amplitude read channel for magnetic recording, a nonlinear discrete time decimation filter in a negative feed back loop adjusts a DC offset in an analog read signal from a magnetic read head without distorting the read signal. In sampled amplitude recording, adding the samples of an isolated positive pulse to the samples of an isolated negative pulse generates the DC offset of the discrete time sample values. A decimation filter adds the sample values from a positive pulse to the sample values of a negative pulse in order to detect and pass the DC offset in the read signal. The detected discrete time DC offset from the discrete time decimation filter is converted into an analog DC offset signal and subtracted from the analog read signal in a negative feedback loop. A running average decimation filter removes the DC offset during acquisition, and a decision-directed decimation filter removes the DC offset during tracking.
摘要翻译：在用于磁记录的采样幅度读取通道中，负反馈回路中的非线性离散时间抽取滤波器调整来自磁读头的模拟读取信号中的DC偏移，而不会使读取信号失真。在采样振幅记录中，将隔离的正脉冲的样本加到分离的负脉冲的采样中，产生离散时间采样值的直流偏移。抽取滤波器将来自正脉冲的采样值与负脉冲的采样值相加，以便检测并通过读信号中的直流偏移。从离散时间抽取滤波器检测到的离散时间直流偏移被转换为模拟直流偏移信号，并从负反馈回路中的模拟读取信号中减去。运行平均抽取滤波器在采集期间去除DC偏移，并且决策导频抽取滤波器在跟踪期间去除DC偏移。

13. 发明授权

US5268908A Low data delay triple coverage code apparatus for on-the-fly error correction 失效
标题翻译：低数据延迟三重覆盖码设备，用于即时纠错
公开(公告)号：US5268908A
公开(公告)日：1993-12-07
申请号：US717677
申请日：1991-06-19
申请人： Neal Glover , David R. Hieb , Trent O. Dudley , Dennis L. Baker
发明人： Neal Glover , David R. Hieb , Trent O. Dudley , Dennis L. Baker
IPC分类号： G06F11/10 , H03M13/29
CPC分类号： G06F11/10 , H03M13/29
摘要： The low-data-delay triple-coverage code for on-the-fly error correction apparatus allows on-the-fly error correction with fewer redundancy bytes than needed for a non-overlaid data redundancy structure thereby producing corrected data with a low data delay. The present apparatus divides a received block of data into a plurality of fixed size sub-blocks with the last sub-block size being smaller than or equal to the fixed sub-block size. Three predefined error correcting code generator polynomials are used to accumulate redundancy values for the sub-blocks. At the end of each sub-block one of the three pre-defined error correcting code generator polynomials will have accumulated a redundancy value across the present sub-block data and the previous two sub-blocks of data and redundancy. After the accumulated redundancy has been output as write data the predefined error correcting code generator polynomial is reset. Therefore, the redundancy information contained in each sub-block covers that sub-block's data in addition to the data and redundancy in the previous two sub-blocks.
摘要翻译：用于即时纠错装置的低数据延迟三重覆盖代码允许以非覆盖数据冗余结构所需的冗余字节更少的冗余字节进行即时纠错，从而产生具有低数据延迟的校正数据。本装置将接收到的数据块划分为多个固定大小子块，其中最后一个子块大小小于或等于固定子块大小。三个预定义的纠错码生成多项式用于累加子块的冗余值。在每个子块的末尾，三个预定义的纠错码生成多项式中的一个将在当前子块数据和前两个数据和冗余子块之间累积冗余值。在积累的冗余被输出为写入数据之后，复位预定义的纠错码生成多项式。因此，除了前两个子块中的数据和冗余之外，每个子块中包含的冗余信息覆盖该子块的数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式